Literature Licensing Buy On-Line Download Entire Site Part Number Knowledge DB

Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line

Training Courses   |   University Program   |   Webcasts   |   Demonstrations   |   Events Calendar

Select a Course       Course Catalog       Class Schedule    Curriculum       Search Courses     myTraining       Manage My Courses     About Altera Training       Training Types       Training Options       Training Partners       Training Credits     Training Support       Training FAQ       Training Help       Altera.com Account Help

Home > Education & Events > Course Print This Page Subscribe to Email Using the Quartus II Software: An Introduction (ODSW1100) 1.5 Hours Online Course Course Description You will become familiar with the easy-to-use Quartus® II software design environment. You will learn about the steps of the basic FPGA design flow and how to use the Quartus II software in the flow, illustrating the ease of going from design entry to device programming all from within one tool. You will learn about the Tasks window which makes it easy to locate basic functions in the Quartus II software user interface. For example, the Tasks window makes it easy to create new projects, make pin assignments, and locate Quartus II software compilation output information. The Quartus II software version 8.0 will be used for demonstration purposes. At Course Completion Using the New Project Wizard to create new projects Using the MegaWizard® plug-in manager to easily create and configure megafunctions Reviewing output information in the compilation report Controlling design processing and hardware options using settings and assignments Creating I/O assignments using the Pin Planner Performing a Quartus II software simulation Programming an Altera® FPGA or CPLD with the Quartus II Programmer Prerequisites We recommend completing the following courses: Basics of Programmable Logic Skills Required Background in digital logic design Applicable Training Curriculum This course is part of the following Altera training curriculum: Asic-to-FPGA Designer CPLD Designer Embedded HW Designer FPGA Designer HardCopy Designer High-Speed IO Designer Class Schedule Result Showing 1 Location Dates Price   On-line Any Time Free Register Now Request a class in your region Rate This Page

Please Give Us Feedback   Sign Up for E-mail Updates

Home | Products | Support | End Markets | Technology Center | Education & Events | Corporate | Buy On-Line  Training Courses | University Program | Webcasts | Demonstrations | Events Calendar  Contact Us | Site Help | Site Map | Privacy | Legal Notice  Copyright © 1995-2008 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus and MegaCore are trademarks of Altera Corporation