Literature Licensing Buy On-Line Download Entire Site Part Number Knowledge DB

Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line

Training Courses   |   University Program   |   Webcasts   |   Demonstrations   |   Events Calendar

Select a Course       Course Catalog       Class Schedule    Curriculum       Search Courses     myTraining       Manage My Courses     About Altera Training       Training Types       Training Options       Training Partners       Training Credits     Training Support       Training FAQ       Training Help       Altera.com Account Help

Home > Education & Events > Course Print This Page Subscribe to Email Chinese Version: Validating Performance with the TimeQuest Static Timing Analyzer (OCDSW1115) 1 Hour Online Course Course Description This course has Simplified Chinese audio. You will use the TimeQuest static timing analyzer tool in the Quartus® II software v. 6.1 to verify performance of an FPGA or structured ASIC. You will also create timing constraints (i.e. assignments) using TimeQuest. You will use supported Synopsys Design Constraints (SDCs) and generate timing reports from the TimeQuest user interface and from script files. At Course Completion Use TimeQuest to perform timing analysis when targeting an Altera FPGA or structured ASIC Constrain a design using the TimeQuest-supported SDC commands to control fitting and for comparison of timing results Create timing constraints using the TimeQuest GUI Generate timing reports in TimeQuest and interpret them to verify internal and I/O device performance Prerequisites We recommend completing the following courses: Chinese Version: Using the Quartus II Software: An Introduction Skills Required Background in digital logic design Experience with PCs & the Windows operating system An understanding of basic FPGA design flow One of the following: Completion of the "Chinese Version: Using the Quartus II Software: An Introduction" online training course Completion of the tutorial available in the Quartus II software online help A solid working knowledge of the Quartus II software Applicable Training Curriculum This course is part of the following Altera training curriculum: Asic-to-FPGA Designer CPLD Designer Embedded HW Designer FPGA Designer HardCopy Designer High-Speed IO Designer Class Schedule Result Showing 1 Location Dates Price   On-line Any Time Free Register Now Request a class in your region Rate This Page

Please Give Us Feedback   Sign Up for E-mail Updates

Home | Products | Support | End Markets | Technology Center | Education & Events | Corporate | Buy On-Line  Training Courses | University Program | Webcasts | Demonstrations | Events Calendar  Contact Us | Site Help | Site Map | Privacy | Legal Notice  Copyright © 1995-2008 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus and MegaCore are trademarks of Altera Corporation