banner

Find Offerings

Switch to Partners

By Source
Offering Types
Region
Device Family
Market Segments
Program Level
Sort by
Intellectual Property (IP) Digital Signal Processing / AI Artificial Intelligence Error Correction Filters /Transforms Floating Point Modulation Video and Image Processing Interfaces Audio / Video Communication Compute Express Link (CXL) Ethernet High Speed Networking / Security PCI Express (IP) Serial Memory Controllers DMA Flash SDRAM SRAM Soft Embedded Processors RISC V Transceivers & Basic Functions Clocks, PLLs and Resets Simulation, Debug and Verification Transceivers
By Source
Offering Types
Region
Device Family
Market Segments
Program Level
Sort by

10G/25G UDP/IP Stack for Network Acceleration - MLE FPGA IP Core Design

UDP/IP Full Accelerator for 10G/25G UDP/IP connections. Including UDP, IP, MAC Layer. Pipelined all-RTL implementation for ultra low Latency.

View Details Right arrow Right arrow
/

10GBASE-R PHY FPGA IP

The 10GBASE-R PHY FPGA Intellectual Property (IP) core can be used with either Altera FPGA IP for 10G Ethernet MAC or with a customer-developed Ethernet MAC via a standard XGMII interface running at 156.25 Mbps.

View Details Right arrow Right arrow
Altera logo

10GBASE-R PHY FPGA IP

The 10GBASE-R PHY FPGA Intellectual Property (IP) core can be used with either Altera FPGA IP for 10G Ethernet MAC or with a customer-developed Ethernet MAC via a standard XGMII interface running at 156.25 Mbps.

View Details Right arrow Right arrow
Altera logo

10GbE TCP Offloading Engine IP core (TOE10G-IP)

10GbE TCP Offloading Engine (TOE10G) IP core is the epochal solution implemented without CPU. Typically, TCP/IP stack consumes high valuable resource of CPU workloads. With its pure hardware logic, TOE10G IP can entirely take over the TCP/IP stack operation with high proven throughput for 10GbE communication.

View Details Right arrow Right arrow
/

1G UDP Offloading Engine (UDP1G-IP)

UDP Offloading Engine IP core is a pure hardware logic solution with no CPU involvement. The UDP1G-IP is ideal for high-performance data transmission or broadcasting over network. This IP product includes a reference design, helping reduce both development time and cost.

View Details Right arrow Right arrow
/

1G-100G Robo/TSN Industrial Network Virtualization and Acceleration for Converged OT/IT - MLE FPGA Design Services

Openness has greatly benefited other industries like automotive, aerospace, banking, datacenters, and finally OT: No vendor lock-in, higher flexibility and better long-term-availability. Cost reduction for Overall Equipment Effectiveness (OEE). Meets today’s cyber security requirements. Opens-up use of AI.

View Details Right arrow Right arrow
/

1G/10Gb Ethernet PHY FPGA IP

The 1G/10G Ethernet PHY Altera FPGA Intellectual Property (IP) core supports functionality of both the standard physical coding sublayer (PCS) and the higher data rate 10G PCS with an appropriate physical medium attachment (PMA). 

View Details Right arrow Right arrow
Altera logo

1GbE TCP Offloading Engine IP core (TOE1G-IP)

The TCP Offloading Engine (TOE1G) IP core is an innovative, CPU-free solution for TCP/IP processing. Traditionally, TCP handling is complex and requires expensive high-end CPUs. TOE1G-IP offloads all TCP/IP functions to pure hardware logic, enabling high-speed performance without software overhead.

View Details Right arrow Right arrow
/

200GbE TCP Offloading Engine IP core (TOE200GADV-IP)

TOE200G Advanced IP core (TOE200GADV-IP) is a groundbreaking hardware-based TCP/IP engine that achieves record-breaking data transfer speeds exceeding 24 GB/s. Unlike traditional CPU- or memory-dependent solutions, it uses pure hardwired logic and 200G Ethernet Hard IP on an FPGA board to eliminate bottlenecks. This architecture enables unmatched TCP processing performance for high-speed data applications.

View Details Right arrow Right arrow
/
Listing 9 out of 369 Offerings