

This schematic only shows the critical components and traces for a minimum footprint layout. VSENSE, ENABLE, Vout-programming, and other small-signal pins need to be connected and routed according to the customer application.


TP3-TP5 are through-hole test points next to compensation adjust pins. They are used to optimize the control loop if necessary.

For the EN5396Q, Vout and OVP threshold are determined by external R connections to pins 43 and 44 respectively.

Connection determined by customer application.

EN5395Q Voltage Programming Connections			
Voltage Selector			Output Voltage
VS2	VS1	VS0	VOUT
0	0	0	3.3V
0	0	1	2.5V
0	1	0	1.8V
0	1	1	1.5V
1	0	0	1.25V
1	0	1	1.2V
1	1	0	0.8V
1	1	1	Not Valid

0 = Connect to the GND plane.
 1 = Leave open. Pulled high inside the device.
 * Not shown. Refer to the datasheet.



Use through-hole test points TP1 & TP2 to connect AGND pin to the GND plane.

R1 & an internal decoupling capacitor form an RC filter for the AVIN node.

Vin = 2.5 - 5.5 VDC

Pin 59 is the thermal PGND pad at the package center. Connect it to the quiet GND plane through a matrix of vias.

This connection to the GND plane is the via matrix in the thermal pad in addition to the two rows of vias by Cin & Cout.
 (Please see the Gerber files.)

CONFIDENTIAL

ENVIRON

Title: EN539xQ Critical Components Ckt for Minimum Footprint

Size	Drawing Number	Environ Document Package # 01086	Drawn By	AG	Rev
Date	February 16, 2009			Sheet	1 of 1