Performing Equivalent Timing Analysis Between Altera TimeQuest and Xilinx Trace

Introduction

Most hardware designers who are qualifying FPGA performance normally run software benchmark comparisons of FPGAs from different vendors to determine which vendor provides the largest margin for their timing requirements. To produce equivalent or fair performance comparisons, designers must consider that different software tools have different default timing analysis and optimization behaviors.

Altera’s Quartus® II TimeQuest timing analyzer generally calculates all possible register-to-register and complex clock structures using the most conservative assumptions by default. In contrast, Xilinx’s Trace timing analyzer does not analyze many of these complex structures as extensively, so comparing the software tools on this basis unfairly penalizes Quartus II performance. TimeQuest makes the most stringent assumptions, allowing users to see possible problems by default. This can cause users comparing the two tools to perceive, initially, that Quartus II performance is inferior, which is not the case in actual practice. For instance, if designers determine that the reported problems are not significant, they can adjust TimeQuest not to report these problems, changing the reported performance of the design.

This document covers the differences in timing analysis between Altera’s TimeQuest and Xilinx’s Trace, and explains how to configure the tools to provide equivalent performance comparison. Quartus II software’s system-level performance report can be more favorable when the settings for TimeQuest are adjusted to perform timing analysis equivalent to the timing analysis performed by Trace.

For a more in-depth discussion on benchmarking a single design, see Altera’s white paper, Guidance for Accurately Benchmarking FPGAs. It is assumed the reader is familiar with using TimeQuest, which is documented in the TimeQuest Timing Analyzer chapter of the Quartus II Handbook. It is suggested that Altera Classic Timing Analyzer users read the Switching to the TimeQuest Timing Analyzer handbook chapter to understand the benefits of switching to TimeQuest.

Differences in the TimeQuest and Trace Timing Analyzers

Altera’s Quartus II software package offers TimeQuest timing analyzer support for Altera® device families that include Stratix® series FPGAs, HardCopy® II series structured ASICs, Cyclone® series FPGAs, and MAX® II CPLDs. TimeQuest is an easy-to-use, second-generation, ASIC-strength static timing analyzer that supports the industry-standard Synopsys Design Constraints (SDC) format. Xilinx’s ISE software package offers Trace as its timing analyzer. TimeQuest and Trace are fundamentally different in their constraint and timing analysis philosophies. The following sections outline major differences that affect the out-of-the-box experience.

Cross-Domain Clock Analysis

Because TimeQuest assumes all clocks identified are related by default, it also analyzes paths crossing multiple clock domains. Trace does not perform this analysis by default in its “advanced” analysis setting (the trce -a option), and instead requires additional constraints for performing cross-domain analysis. Neither tool analyzes unconstrained clock domains.

In general, TimeQuest makes worst-case assumptions about clocks without relationship settings. This is essential for ensuring a design’s correct behavior. If there are no problems, users can relax TimeQuest assumptions with timing settings. Trace generally analyzes timing based on relaxed assumptions, unless users make specific relationship settings. While this causes TimeQuest’s default results to appear worse, this is the product of thorough and complete timing analysis. Trace users run the risk of missing legitimate crossings requiring synchronization during timing analysis, and therefore run the risk of not having a working design. Table 1 compares the default method of how TimeQuest and Trace identify clocks, and relates the clocks for both the default behavior and when timing constraints are applied.
Table 1. Comparison of Clocks Analyzed and Their Relationships in Xilinx Trace and Altera TimeQuest Timing Analyzer

<table>
<thead>
<tr>
<th></th>
<th>Xilinx Trace Timing Analyzer</th>
<th>Altera TimeQuest Timing Analyzer</th>
</tr>
</thead>
<tbody>
<tr>
<td>Clocks Analyzed by Default</td>
<td>Analyzes clock networks that directly feed clock pins of registers as clocks.</td>
<td>Analyzes clocks as being the most direct port, register, or phase-locked loop (PLL) from which clock pins of registers are derived.</td>
</tr>
<tr>
<td>Default Clock Relationships</td>
<td>Does not analyze register-to-register paths that have a different source and destination clock.</td>
<td>Relates all identified clocks.</td>
</tr>
<tr>
<td>Clocks Analyzed With Timing Constraints</td>
<td>Analyzes only constrained clocks.</td>
<td>Analyzes only constrained clocks.</td>
</tr>
<tr>
<td>Clock Relationships With Timing Constraints</td>
<td>Only analyzes paths with source and destination clocks that are the same or have timing settings relating them.</td>
<td>Relates all identified clocks, unless there are timing settings to cut relationships. (set_disable_timing)</td>
</tr>
</tbody>
</table>

Combinational Loop Structures

Combinational loops (Figure 1) are logic structures designed to utilize outputs from the structure as partial input to the same structure. The total combinational delay from the source to the destination register is theoretically increased because of this extra logic path.

Figure 1. Combinational Loop Example

The Trace timing analyzer does not have the capability to account for all combinational loops. The ISE software issues a warning that some paths taken through connections that close logic loops may not be analyzed. TimeQuest automatically accounts for all combinational loops by default and adds the delays to the total register-to-register f_{MAX}. If the user wants to remove undesired combinational loop paths from timing analysis, TimeQuest provides the ability to break the loop using the set_disable_timing command.

Designs With PLL or DCM

As shown in Figure 2, a Xilinx digital clock manager (DCM) or Altera PLL can provide signal de-skew or clock synthesis, such as clock multiplication, division, or phase shifting. Clock synthesis affects the timing constraints placed on an FPGA because of different clock rates, clock relationships, or phases. There are necessary differences in constraining and reporting designs that use DCMs or PLLs, especially when using multiple outputs.

Figure 2. PLL or DCM Example
Timing constraints to a DCM or a PLL are set by applying them to their respective input clocks. TimeQuest recommends also using the derive_pll_clocks SDC setting to obtain PLL parameters specified from using the MegaWizard® Plug-In Manager for the altpll megafunction. These PLL parameters help determine the constraints for the output clocks of the PLL. It is important to have the same parameters in DCMs and PLLs such that the relationships between output clocks and input clocks are set the same way for both vendors. When applying constraints on the inputs of DCMs and PLLs, verify that their respective output clocks have equivalent constraints resulting from the parameters.

Table 2 summarizes the timing analysis differences between Xilinx Trace and Altera TimeQuest.

### Table 2. Timing Analysis Differences in Xilinx Trace and Altera TimeQuest Timing Analyzer

<table>
<thead>
<tr>
<th>Design Structure</th>
<th>Xilinx Trace Timing Analyzer</th>
<th>Altera TimeQuest Timing Analyzer</th>
</tr>
</thead>
<tbody>
<tr>
<td>Default Cross-Domain Clock Analysis</td>
<td>Register-to-register paths clocked by different clocks are not analyzed. (Exception: clocks from the same DCM)</td>
<td>Identified clocks are related and all paths of registers fed by them are analyzed.</td>
</tr>
<tr>
<td>Combinational Loop</td>
<td>Loops are not guaranteed to be analyzed. Warning reported.</td>
<td>The longest and shortest paths of all loops are analyzed for all inputs to all outputs. Optionally, such paths can be ignored.</td>
</tr>
<tr>
<td>Designs With DCMs/PLLs</td>
<td>Analyzed if the constraint is applied to the input of a DCM.</td>
<td>Analyzed when the derive_pll_clocks SDC setting is used (done by default) to obtain PLL clock settings made in the PLL function.(1)</td>
</tr>
</tbody>
</table>

**Note:**
(1) To use the PLL input frequency setting made in the MegaWizard Plug-In Manager for the altpll function as the PLL input clock constraint, use `derive_pll_clocks -create_base_clocks` option.

### How To Perform Equivalent Timing Analysis

To achieve a fair comparison between TimeQuest and Trace, users must adjust the tools so that they analyze the same paths in a design, since the tools are based on different philosophies for optimizing performance and performing timing analysis. The user must constrain all relevant clocks in both tools. Constraining all clocks as separate domains is the approach taken for the purposes of this document, although a subset of clocks may also be constrained, as appropriate.

To gather information on clocks in the design, perform the following steps:

1. Perform an initial compilation using default values for both the ISE software and the Quartus II software.

2. Because the Quartus II software reports all possible paths by default, extract the clock names from the fitter report file by clicking on the usage column of the Control Signals table (see Figure 3). Note that all signals used by registers as clock signals are listed in this table. Also, perform “advanced” timing analysis in Trace (`trce -a`) and extract the clock names from the report file.

3. Verify and correlate that the clock names used in the Quartus II software and ISE initial report file are the same.

4. After identifying the clocks, apply period or $f_{\text{MAX}}$ constraints to the clocks in both tools.

There may be clocks listed in the fitter report file that do not appear in the Trace report file. These clocks must be constrained with a default value to ensure that TimeQuest does not ignore them.
The following sections outline the steps needed to ensure that the tools analyze the same paths. These steps involve making the constraints in the Quartus II software match the default ISE behavior and equivalent settings in the ISE software. The effectiveness of these recommendations may vary with the characteristics of the design used to measure benchmarks. An intimate knowledge of the design structure is necessary to reduce inequivalency.

**Correcting Cross-Domain Clock Analysis Differences**

Since the ISE software does not analyze paths between different clocks, these paths need to be explicitly ignored in TimeQuest software to perform equivalent analysis. To ignore these paths:

1. Identify the clocks.

2. Use TimeQuest’s `set_clock_groups` SDC constraint for each clock domain to unrelate them from the other clock domains.

**Correcting Combinational Loop Analysis Differences**

Since the ISE software does not analyze all paths for combinational loop structures, paths that are not analyzed by Trace need to be explicitly cut in the Quartus II software to perform equivalent analysis. To disable these paths so that TimeQuest will ignore them:

1. Identify the clocks.

2. Use TimeQuest’s `set_clock_groups` SDC constraint for each clock domain to unrelate them from the other clock domains.
1. Identify the paths in the combinational loop structures.

2. Create “set_disable_timing” SDC settings for each.

**Correcting Analysis for Designs With PLL/DCM**

To perform equivalent timing analysis for clocks generated by DCMs in ISE and PLLs in the Quartus II software, perform the following procedure. By constraining the design in this way, both tools will analyze the paths between the PLL/DCM generated clocks.

1. Assign a timing constraint to the input of the DCM. The ISE software applies constraints to the output clocks and sets values according to the DCM clock frequency parameters.

2. In TimeQuest, assign the same constraint to the input of the PLL and apply the derive_pll_clocks SDC setting.

3. Verify that the input and output clock frequency parameters in the altpll MegaWizard causes the Quartus II software to constrain each output clock frequency to match the settings made in the ISE software.

**Timing Analysis Correction Results**

Below is an example of before and after results of configuring the Quartus II software to perform equivalent timing analysis to the ISE software. In this example, the customer has constrained all clock signals in the Xilinx ISE tool. For the Quartus II software, there are two compilations:

- Default compilation, where the Quartus II software performs conservative, worst-case analysis on all paths
- Modified timing analysis, where the corrections described in the previous section of this document are applied to achieve a fair comparison of the two tools

**Table 3** shows Quartus II data for a design example after default compilation and after corrections are applied.

**Table 3. Timing Analysis Correction Example**

<table>
<thead>
<tr>
<th>Characteristic</th>
<th>Default Compilation</th>
<th>After Corrections Are Applied</th>
</tr>
</thead>
<tbody>
<tr>
<td>Size</td>
<td>8,739 logic elements (LEs)</td>
<td>8,739 LEs</td>
</tr>
<tr>
<td>Clock1 Worst-Case Slack</td>
<td>-2.353 ns</td>
<td>2.383 ns</td>
</tr>
<tr>
<td>Clock2 Worst-Case Slack</td>
<td>-12.366 ns</td>
<td>2.540 ns</td>
</tr>
</tbody>
</table>

After the user configures the Quartus II software to perform timing analysis equivalent to that performed by the ISE software, both reported worst-case slacks are positive. This design has many paths that go across clock domains, and the Quartus II software analyzes them all by default, hence the negative worst-case slack. The worst-case slack improves after the cross-clock paths between two pin clocks are cut off from analysis. The critical path of Clock2 after default compilation is 19.033 ns, of which 5.226 ns is clock skew. After the clock relationships are broken, Clock2’s critical path has two registers directly driven by Clock2 with almost no clock skew.

**Differences in Timing Analyzer Accuracy**

TimeQuest meets industry standards static timing analysis with the many analysis capabilities and features it supports. For its timing calculations, a fundamental advantage is that TimeQuest analyzes hold constraints as well as setup constraints. These are necessary to perform a complete analysis on any clock relationship and provide significantly more confidence than analyzing setup times alone. Without this analysis, designs can and do fail hold times.

Furthermore, the Quartus II software’s fitter queries TimeQuest’s timing analysis to make well informed decisions during its optimizations. This section describes features in TimeQuest that deliver accurate and optimal results during timing analysis.
Recovery/Removal Analysis

Recovery time is the minimum length of time during which the de-assertion of an asynchronous control signal must be stable before the next active clock edge. Removal time is the minimum length of time the de-assertion of an asynchronous control signal must be stable after the active clock edge. Recovery and removal analysis checks whether recovery and removal times are met in the design.

TimeQuest performs recovery and removal analysis by default, including analysis of asynchronous reset paths, as part of its comprehensive static timing analysis. Recovery and removal times are optimized by the fitter and summarized in TimeQuest’s report. In Trace, analysis of asynchronous control signals is disabled by default. Trace users need to recognize on their own that their asynchronous control signals are not guaranteed unless they enable Trace to analyze those paths.

Multicorner Timing Analysis

Multicorner timing analysis verifies that the timing constraints specified for a design meet a range of a device’s operating conditions (i.e., process, voltage, and temperature (PVT)). By examining different corners of PVT, multicorner timing analysis provides more accurate timing results than just using a single timing model for a selected speed grade. This analysis becomes more important as devices geometries become smaller than 90 nm.

The TimeQuest timing analyzer performs multicorner timing analysis in its timing report. It analyzes the design with the available slow-corner timing models of selected devices (e.g., a slow model at 0°C and another slow model at 85°C in Stratix III and Cyclone III FPGAs). It also performs another pass of the same analysis with the fast-corner timing model. This allows the designer to examine the worst-case timing results across the multiple corners. Quartus II software’s fitter can automatically optimize to meet timing at multiple timing corners. Trace only examines one slow corner of the selected speed grade, and offers an option for their users to perform a reanalysis with its fast corner of the place-and-route results compiled with the slow corner.

Relative Minimum/Maximum Timing Analysis

The purpose of supplying relative minimum and maximum delays in timing models is to capture a range of delays due to sources of uncertainty. The main source of uncertainty is due to PVT variation.

Both Altera and Xilinx perform worst-case analysis with their relative minimum and maximum delays. This can be seen by different delays used for setup and hold analysis of the path, where the selection of either the minimum or maximum delay appropriately calculates the worst-case timing result. (1)

Rise/Fall Analysis

Rising and falling signals have different delays through a circuit element. Instead of using only the slowest delay, rise/fall analysis examines the combinations of rise (R) and fall (F) transitions which make up four components of a timing model delay (RR, RF, FR, and FF, where each represents the time it takes for the first transition at a circuit element’s input to produce the second transition at the element’s output.) This analysis offers higher precision in timing results. The TimeQuest timing analyzer performs rise/fall analysis, while this feature is not available in the timing analysis offered in Xilinx’s ISE 9.2i SP3.

Synthesis EDA Tools Estimation

Most EDA synthesis tools used today in FPGA design provide area and performance estimation capabilities to allow users to verify their design resources quickly without having to compile through the whole FPGA place-and-route flow, which can take a long time to complete. Although Altera works very closely with EDA vendors, there are some inherent inaccuracies that make this comparison method unsuitable for performing resource and performance benchmark tests.

To obtain accurate comparisons, the design must be compiled using the FPGA vendor’s place-and-route tool (Quartus II software or the ISE software), because:
EDA tools only provide estimates, not actual results based on placement and routing. Actual performance and area results can vary significantly after remapping, placement, and routing, primarily because analysis on a placed-and-routed design is based on physical information not available to the third-party tool. Having register packing performed by Quartus II software, for example, reduces area utilization by 11 percent compared to not packing registers. The ISE software also produces actual performance and device utilization data that differs from that provided by EDA synthesis tools.

The accuracy of the estimates depends on the existence of black boxes (containing Altera megafunctions or Xilinx CoreGen cores). EDA synthesis tools do not synthesize black box functions and cannot perform timing estimations on them. To alleviate this issue, Altera offers clearbox methods to provide EDA-synthesis-tool timing models for black box functions. Similarly, Xilinx offers EDFs that contain timing information about their black box functions.

Most FPGA EDA synthesis tools provide system \( f_{\text{MAX}} \) estimates instead of core \( f_{\text{MAX}} \). The Quartus II software and the ISE software report core frequency. TimeQuest provides signoff quality analysis, which allows interoperability due to the use of industry-standard SDC. If designers use PrimeTime, TimeQuest’s SDC makes porting the constraints into PrimeTime easier than from ISE.

For more information, see *TB 84: Differences in Logic Utilization Between Quartus II and Synplify Report Files*.

**Summary**

Each FPGA software tool has its own set of parameters and environment determined by the FPGA vendor to be optimal for their products. Altera Quartus II software and Xilinx ISE software have different default environments, causing out-of-the-box software benchmarking to occasionally produce non-equivalent comparisons, especially in large-density designs. Combinational loops and DCM/PLL usage are analyzed differently by ISE software and by Quartus II software.

In order to perform fair cross-vendor software benchmarking, some constraints and settings adjustments need to be made where applicable. The Quartus II timing analyzer performs complete and more thorough analysis of all permutations of paths, and assumes the worst-possible case when reporting timing analysis. The ISE software, by contrast, omits certain structures during timing analysis, reporting potentially inaccurate higher performance. When Quartus II constraints are set to mimic those of the ISE software, the performance reported by the Quartus II software tends to improve as well.

More timing analysis accuracy features are built into TimeQuest. In addition to setup constraints, hold constraints can be specified and TimeQuest uses them in its calculations. Recovery/removal, multicorner, relative minimum/maximum, and rise/fall analysis deliver accurate and optimal results.

Quartus II software and ISE software must be used to completely compile a design for accurate timing analysis because EDA synthesis tools alone do not provide a complete picture of timing in the device. To facilitate the performance of multiple full compilations, the Quartus II Design Space Explorer utility makes it easy to perform multiple compilations with different settings to improve performance beyond default values.
Further Information

1. Note that the different available channels of the same type of delay represent another source of uncertainty. Each input of a digital signal processing (DSP) block has a different delay, and those inputs are encompassed between the relative minimum and maximum DSP input delay models.

- **Guidance for Accurately Benchmarking FPGAs:**
- **TimeQuest Timing Analyzer chapter of the Quartus II Handbook:**
  www.altera.com/literature/hb/qts/qts_qii53018.pdf
- **Switching to the TimeQuest Timing Analyzer chapter of the Quartus II Handbook:**
  www.altera.com/literature/hb/qts/qts_qii53019.pdf
- **TB 84: Differences in Logic Utilization Between Quartus II and Synplify Report Files:**

Acknowledgements

- Carolyn Lam-Leventis, Sr. Software Engineer, Software and System Engineering, Altera Corporation
- Kalen Brunham, Member of Technical Staff, Software and System Engineering, Altera Corporation
- Alexander Grbic, Manager, Software and System Engineering, Altera Corporation