




# Intel<sup>®</sup> FPGA SDK for OpenCL<sup>™</sup>

## Getting Started Guide

---

Updated for Intel<sup>®</sup> Quartus<sup>®</sup> Prime Design Suite: **17.1**



[Subscribe](#)

[Send Feedback](#)

**UG-OCL001 | 2017.11.06**

Latest document on the web: [PDF](#) | [HTML](#)



## Contents

---

|  |           |
|--|-----------|
| <b>1 Intel® FPGA SDK for OpenCL™ Getting Started Guide.....</b>              | <b>3</b>  |
| 1.1 Prerequisites for the Intel FPGA SDK for OpenCL.....                     | 4         |
| 1.2 Contents of the Intel FPGA SDK for OpenCL.....                           | 5         |
| 1.3 Overview of the Intel FPGA SDK for OpenCL Setup Process.....             | 6         |
| <b>2 Getting Started with the Intel FPGA SDK for OpenCL for Windows.....</b> | <b>9</b>  |
| 2.1 Downloading the Intel FPGA SDK for OpenCL.....                           | 9         |
| 2.2 Installing the Intel FPGA SDK for OpenCL .....                           | 10        |
| 2.3 Setting the Intel FPGA SDK for OpenCL User Environment Variables.....    | 11        |
| 2.4 Verifying Software Installation.....                                     | 12        |
| 2.5 Installing an FPGA Board.....  | 13        |
| 2.6 Verifying Host Runtime Functionality via Emulation.....                  | 14        |
| 2.6.1 Downloading an OpenCL Design Example.....                              | 15        |
| 2.6.2 Compiling a Kernel for Emulation.....                                  | 15        |
| 2.6.3 Building the Host Application.....                                     | 16        |
| 2.6.4 Emulating Your OpenCL Kernel.....                                      | 17        |
| 2.7 Creating the FPGA Hardware Configuration File of an OpenCL Kernel.....   | 17        |
| 2.8 Updating the Hardware Image on the FPGA.....                             | 19        |
| 2.8.1 Querying the Device Name of Your FPGA Board.....                       | 20        |
| 2.8.2 Programming the Flash Memory of an FPGA.....                           | 20        |
| 2.9 Executing an OpenCL Kernel on an FPGA.....                               | 22        |
| 2.9.1 Running the Host Application.....                                      | 22        |
| 2.9.2 Output from Successful Kernel Execution.....                           | 22        |
| 2.10 Uninstalling the Software.....  | 23        |
| 2.11 Uninstalling the FPGA Board .....                                       | 23        |
| <b>3 Getting Started with the Intel FPGA SDK for OpenCL for Linux.....</b>   | <b>25</b> |
| 3.1 Downloading the Intel FPGA SDK for OpenCL.....                           | 25        |
| 3.2 Installing the Intel FPGA SDK for OpenCL.....                            | 26        |
| 3.3 Setting the Intel FPGA SDK for OpenCL User Environment Variables.....    | 27        |
| 3.4 Verifying Software Installation.....                                     | 27        |
| 3.5 Installing an FPGA Board.....  | 28        |
| 3.6 Verifying Host Runtime Functionality via Emulation.....                  | 29        |
| 3.6.1 Downloading an OpenCL Design Example.....                              | 29        |
| 3.6.2 Compiling a Kernel for Emulation.....                                  | 30        |
| 3.6.3 Building the Host Application.....                                     | 30        |
| 3.6.4 Emulating Your OpenCL Kernel.....                                      | 30        |
| 3.7 Creating the FPGA Hardware Configuration File of an OpenCL Kernel.....   | 31        |
| 3.8 Updating the Hardware Image on the FPGA.....                             | 33        |
| 3.8.1 Querying the Device Name of Your FPGA Board.....                       | 33        |
| 3.8.2 Programming the Flash Memory of an FPGA.....                           | 34        |
| 3.9 Executing an OpenCL Kernel on an FPGA.....                               | 35        |
| 3.9.1 Running the Host Application.....                                      | 35        |
| 3.9.2 Output from Successful Kernel Execution.....                           | 35        |
| 3.10 Uninstalling the Software.....  | 36        |
| 3.11 Uninstalling the FPGA Board.....  | 37        |
| <b>A Document Revision History.....</b>                                      | <b>38</b> |



## 1 Intel® FPGA SDK for OpenCL™ Getting Started Guide

---

The *Intel® FPGA SDK for OpenCL™ Getting Started Guide* describes the procedures to install the Intel FPGA Software Development Kit (SDK) for OpenCL<sup>(1)</sup>. This document also contains instructions on how to compile an example OpenCL<sup>(2)</sup> application with the Intel FPGA SDK for OpenCL.

OpenCL is a C-based open standard for the parallel programming of heterogeneous devices. For more information about the OpenCL Specification version 1.0, refer to the [OpenCL 1.0 Reference Pages](#). For detailed information on the OpenCL application programming interface (API) and programming language, refer to the [OpenCL Specification version 1.0](#).

The Intel FPGA SDK for OpenCL provides a compiler and tools for you to build and run OpenCL applications that target Intel FPGA products. The Intel FPGA SDK for OpenCL supports the embedded profile of the OpenCL Specification version 1.0.

- Attention:**
- If you only require the Intel FPGA SDK for OpenCL's kernel deployment functionality, download and install the Intel FPGA Runtime Environment (RTE) for OpenCL. Refer to the *Intel FPGA RTE for OpenCL Getting Started Guide* for more information.  
  
Do not install the SDK and the RTE on the same host system. The SDK already contains the RTE.
  - If you want to use the Intel FPGA SDK for OpenCL with the Intel Arria 10 GX FPGA Development Kit, refer to the Application Note *Configuring the Intel Arria 10 GX FPGA Development Kit for the Intel FPGA SDK for OpenCL* for more information.
  - If you want to use the Intel FPGA SDK for OpenCL with the Cyclone® V SoC Development Kit, refer to the *Intel FPGA SDK for OpenCL Cyclone V SoC Getting Started Guide* for more information.

### Related Links

- [OpenCL Reference Pages](#)
- [OpenCL Specification version 1.0](#)
- [Intel FPGA RTE for OpenCL Getting Started Guide](#)
- [Intel FPGA SDK for OpenCL Cyclone V SoC Getting Started Guide](#)
- [Configuring the Intel Arria 10 GX FPGA Development Kit for the Intel FPGA SDK for OpenCL](#)

---

(1) The Intel FPGA SDK for OpenCL is based on a published Khronos Specification, and has passed the Khronos Conformance Testing Process. Current conformance status can be found at [www.khronos.org/conformance](http://www.khronos.org/conformance).

(2) OpenCL and the OpenCL logo are trademarks of Apple Inc. used by permission of the Khronos Group™.



## 1.1 Prerequisites for the Intel FPGA SDK for OpenCL

To install the Intel FPGA SDK for OpenCL and create an OpenCL application for an Intel FPGA Preferred Board for OpenCL, your system must meet certain hardware, target platform, and software requirements.

### Hardware Requirements

Accelerator boards requirements:

- Acquire a Reference Platform from Intel, or a Custom Platform from an Intel preferred board vendor.

For more information, refer to the [Intel FPGA SDK for OpenCL FPGA Platforms](#) page on the Intel FPGA website.

Development system requirements:

- You must have administrator privileges on the development system to install the necessary packages and drivers.
- The development system has at least 85 gigabytes (GB) of free disk space for software installation.
- The development system has at least 24 GB of RAM.

*Tip:* Refer to board vendor's documentation on the recommended system storage size.

- For PCI Express\* (PCIe\*) accelerator boards, the host machine motherboard must have an available PCIe port slot that is at least the same width (that is, the same number of PCIe lanes) as the board.

The host system must be running one of the following supported operating systems:

- For a list of supported Windows and Linux operating systems, refer to the [Operating System Support](#) page on the Intel FPGA website.

### Software Prerequisites

Develop your host application using one of the following Intel FPGA SDK for OpenCL- and Intel Quartus® Prime software-compatible C compiler or software development environment:

- For Windows systems, use Microsoft Visual Studio Professional version 2010 or later.
- For Linux systems, use the C compiler included with the GCC.

Linux systems require the Perl command version 5 or later. Include the path to the Perl command in your *PATH* system environment variable setting.

### Related Links

[Intel FPGA SDK for OpenCL FPGA Platforms](#)



## 1.2 Contents of the Intel FPGA SDK for OpenCL

The Intel FPGA SDK for OpenCL provides programs, drivers, and SDK-specific libraries and files.

### Logic Components

- The *Intel FPGA SDK for OpenCL Offline Compiler* translates your OpenCL device code into a hardware configuration file that the system loads onto an Intel FPGA product.
- The *Intel FPGA SDK for OpenCL* utility includes a set of commands you can invoke to perform high-level tasks such as running diagnostic tests.
- The *host runtime* provides the OpenCL host and runtime API for your OpenCL host application.

The host runtime consists of libraries that provide OpenCL APIs, hardware abstractions, and helper libraries.


### Drivers, Libraries and Files

The software installation process installs the Intel FPGA SDK for OpenCL into a directory that you own. The *INTELFPGAOCSDKROOT* environment variable references the path to the SDK's installation directory.

**Table 1. Select Contents of the Intel FPGA SDK for OpenCL Installation Directory**

| Windows Folder         | Linux Directory      | Description   |
|------------------------|----------------------|---|
| bin                    | bin                  | User commands in the SDK. Include this directory in your <i>PATH</i> environment variable setting. Refer to <a href="#">Setting the Intel FPGA SDK for OpenCL User Environment Variables</a> on page 11 for more information.   |
| board                  | board                | The Intel FPGA SDK for OpenCL Custom Platform Toolkit and Reference Platforms available with the software. <ul style="list-style-type: none"> <li>• The path to the Custom Platform Toolkit is<br/><i>INTELFPGAOCSDKROOT/board/custom_platform_toolkit</i></li> <li>• The path to the s5_ref Reference Platform is<br/><i>INTELFPGAOCSDKROOT/board/s5_ref</i></li> </ul>  |
| ip                     | ip                   | Intellectual property (IP) cores used to compile device kernels.  |
| host                   | host                 | Files necessary for compiling and running your host application.  |
| host\include           | host/include         | OpenCL Specification version 1.0 header files and software interface files necessary for compiling and linking your host application.<br>The <i>host/include/CL</i> subdirectory also includes the C++ header file <i>cl.hpp</i> . The file contains an OpenCL version 1.1 C++ wrapper API. These C++ bindings enable a C++ host program to access the OpenCL runtime APIs using native C++ classes and methods.<br><i>Important:</i> The OpenCL version 1.1 C++ bindings are compatible with OpenCL Specification versions 1.0 and 1.1.<br>Add this path to the <i>include</i> file search path in your development environment. |
| host<br>\windows64\lib | host/<br>linux64/lib | OpenCL host runtime libraries that provide the OpenCL platform and runtime APIs. These libraries are necessary for linking your host application.<br>To run an OpenCL application on Linux, include this directory in the <i>LD_LIBRARY_PATH</i> environment variable setting.  |
| host<br>\windows64\bin | host/<br>linux64/bin | Runtime commands and libraries necessary for running your host application, wherever applicable. For 64-bit Windows system, include this directory in your <i>PATH</i> environment variable setting.  |

*continued...*



| Windows Folder | Linux Directory | Description  |
|----------------|-----------------|--|
|                |                 | For Windows system, this folder contains runtime libraries.<br>For Linux system, this directory contains platform-specific binary for the <code>aocl</code> utility command. |
| share          | share           | Architecture-independent support files.  |

### Example OpenCL Applications

You can download example OpenCL applications from the OpenCL Design Examples page.

#### Related Links

[OpenCL Design Examples](#)


## 1.3 Overview of the Intel FPGA SDK for OpenCL Setup Process

The *Intel FPGA SDK for OpenCL Getting Started Guide* outlines the procedures for installing the Intel FPGA SDK for OpenCL and programming your FPGA.

The figure below summarizes the steps for setting up the necessary software and installing the FPGA board.



Figure 1. Intel FPGA SDK for OpenCL Installation Process Overview




**Attention:** For possible errors after implementing `aocl diagnose` utility, refer to [Possible Errors After Running the diagnose Utility](#) section.

After you complete the initial software and hardware setup successfully, you can create a hardware image from the *hello\_world* OpenCL design example.

**Attention:** Before you program your FPGA with the hardware image, ensure that your FPGA contains an image created using a current version of the Intel FPGA SDK for OpenCL. Refer to *Updating the Hardware Image on the FPGA* for more information

The figure below summarizes the steps you perform to program your FPGA.


**Figure 2. FPGA Programming Overview**



**Related Links**

[Updating the Hardware Image on the FPGA on page 19](#)





## 2 Getting Started with the Intel FPGA SDK for OpenCL for Windows

---

The Intel FPGA SDK for OpenCL setup process includes downloading and installing the software, installing the FPGA board, and then executing an OpenCL kernel on the FPGA.

1. [Downloading the Intel FPGA SDK for OpenCL](#) on page 9
2. [Installing the Intel FPGA SDK for OpenCL](#) on page 10
3. [Setting the Intel FPGA SDK for OpenCL User Environment Variables](#) on page 11
4. [Verifying Software Installation](#) on page 12
5. [Installing an FPGA Board](#) on page 13
6. [Verifying Host Runtime Functionality via Emulation](#) on page 14
7. [Creating the FPGA Hardware Configuration File of an OpenCL Kernel](#) on page 17
8. [Updating the Hardware Image on the FPGA](#) on page 19
9. [Executing an OpenCL Kernel on an FPGA](#) on page 22
10. [Uninstalling the Software](#) on page 23
11. [Uninstalling the FPGA Board](#) on page 23

### 2.1 Downloading the Intel FPGA SDK for OpenCL

Download the installation package that contains the Intel FPGA SDK for OpenCL and all related software for Windows from the Intel FPGA SDK for OpenCL Download Center.

The Intel FPGA SDK for OpenCL Download Center provides a tar file that includes all of the following software and files:

- Intel FPGA SDK for OpenCL
  - Intel Quartus Prime Standard Edition software for devices other than Intel Arria® 10 and Intel Stratix® 10 devices
  - Intel Quartus Prime Pro Edition software for Intel Arria 10 and Intel Stratix 10 devices
  - Device support
1. Go to the Intel FPGA SDK for OpenCL Download Center at the following URL:



<http://dl.altera.com/opencv/>

2. Select the software version. The default selection is the current version.
3. Select **Akamai DLM3 Download Manager** or **Direct Download** as the download method.
4. Click the **Windows SDK** tab. Click **More** beside **Download and install instructions** to view the download and installation procedure.
5. Click the download button to start the download process.
6. Perform the steps outlined in the download and installation instructions on the download page.

### Related Links

[Intel FPGA \(formerly Altera\) website](#)

## 2.2 Installing the Intel FPGA SDK for OpenCL

In this section, you learn how to unpack the downloaded tar archive and run the installation files to install all the software and files.

Install the Windows version of the Intel FPGA SDK for OpenCL in a folder that you own.

You must have administrator privileges to execute the instructions.

To install the SDK, Intel Quartus Prime software, and device support files, perform the following tasks:

1. Unpack the downloaded `AOCL-<version>-<build>-windows.tar` archive into a temporary folder.
2. Run the installers. Intel recommends that you install both editions of the Intel Quartus Prime software.
  - a. Run the `setup.bat` file to install the SDK with the Intel Quartus Prime Standard Edition software.
  - b. Run the `setup_pro.bat` file to install the SDK with the Intel Quartus Prime Pro Edition software.
3. *Note:* The installer sets the user environment variable `INTELFPGAOCSDKROOT` to point to the path of the software installation.

Verify that `INTELFPGAOCSDKROOT` points to the current version of the software. Open a Windows command window and then type `echo %INTELFPGAOCSDKROOT%` at the command prompt.

If the returned path does not point to the location of the SDK installation, edit the `INTELFPGAOCSDKROOT` setting.

For instructions on modifying environment variable settings, refer to *Setting the Intel FPGA SDK for OpenCL User Environment Variables*.

### Related Links

[Setting the Intel FPGA SDK for OpenCL User Environment Variables](#) on page 11



## 2.3 Setting the Intel FPGA SDK for OpenCL User Environment Variables

You have the option to set the Intel FPGA SDK for OpenCL Windows user environment variables permanently or transiently. The environment variable settings describe the FPGA board and the host runtime to the software.

**Attention:** If you set the environment variables permanently, you apply the settings once during installation. If you set the environment variables transiently, you must apply the settings during installation and during every subsequent session you run.

**Table 2. Intel FPGA SDK for OpenCL Windows User Environment Variable Settings**

| Environment Variable | Path to Include  |
|----------------------|--|
| <i>PATH</i>          | <ol style="list-style-type: none"><li>1. %INTELFPGAOCSDKROOT%\bin</li><li>2. %INTELFPGAOCSDKROOT%\windows64\bin</li><li>3. %INTELFPGAOCSDKROOT%\host\windows64\bin</li></ol> where <i>INTELFPGAOCSDKROOT</i> points to the path of the software installation |



- To apply permanent environment variable settings, perform the following tasks:
  - a. Click **Windows Start menu > Control Panel** (or search for and then open the Control Panel application in Windows 8.1 and Windows 10).
  - b. Click **System and Security > System**.
  - c. In the **System** window, click **Advanced system settings**.
  - d. Click the **Advanced** tab in the **System Properties** dialog box.
  - e. Click **Environment Variables**.  
The **Environment Variables** dialog box appears.
  - f. To modify an existing environment variable setting, select the variable under **User variables for <user\_name>** and then click **Edit**. In the **Edit User Variable** dialog box, type the environment variable setting in the **Variable value** field.
  - g. If you add a new environment variable, click **New** under **User variables for <user\_name>**. In the **New User Variable** dialog box, type the environment variable name and setting in the **Variable name** and **Variable value** fields, respectively.

For an environment variable with multiple settings, add semicolons to separate the settings.

- To apply transient environment variable settings, open a command window and run the `%INTELFPGAOCCLSDKROOT%\init_opencl.bat` script.

Example script output:

```
Adding %INTELFPGAOCCLSDKROOT%\bin to PATH
Adding %INTELFPGAOCCLSDKROOT%\host\windows64\bin to PATH
```

Running the `init_opencl.bat` script only affects the current command window. The script performs the following tasks:

- Finds the Intel Quartus Prime installation
- Finds the Microsoft Visual Studio installation
- Imports the Microsoft Visual Studio environment to properly set the `LIB` environment variable
- Ensures that the `PATH` environment variable includes the path to the Microsoft `LINK.EXE` file and the `aoc.exe` file

## 2.4 Verifying Software Installation

Invoke the `version` utility command and verify that the correct version of the OpenCL software is installed.



- At a command prompt, invoke the `aocl version` utility command. An output similar to the one below notifies you of a successful installation:

```
aocl <version>.<build> (Intel(R) FPGA SDK for OpenCL(TM), Version <version>  
Build <build>, Copyright (C) <year> Intel Corporation)
```

- If installation was unsuccessful, reinstall the software. You can also refer to the *Intel FPGA Software Installation and Licensing* manual and the Intel FPGA (formerly Altera) Knowledge Base for more information.

#### Related Links

- [Intel FPGA Software Installation and Licensing](#)
- [Intel FPGA \(formerly Altera\) Knowledge Base](#)

## 2.5 Installing an FPGA Board

Before creating an OpenCL application for an FPGA board, you must first download and install the Custom Platform from your board vendor. Most Custom Platform installers require administrator privileges. To install your board into a Windows host system, invoke the `install <path_to_customplatform>` utility command.

The steps below outline the board installation procedure. Some Custom Platforms require additional installation tasks. Consult your board vendor's documentation for further information on board installation.

1. Follow your board vendor's instructions to connect the FPGA board to your system.
2. Download the Custom Platform for your FPGA board from your board vendor's website. To download an Intel FPGA SDK for OpenCL Reference Platform (for example, the Stratix V Network Reference Platform (s5\_net)), refer to the Intel FPGA SDK for OpenCL FPGA Platforms page.
3. Install the Custom Platform in a folder that you own (that is, not a system folder).

You can install multiple Custom Platforms simultaneously on the same system using the SDK utilities, such as `aocl diagnose` with multiple Custom Platforms. The Custom Platform subdirectory contains the `board_env.xml` file.

In a system with multiple Custom Platforms, ensure that the host program uses the FPGA Client Driver (FCD), formerly Altera Client Driver (ACD), to discover the boards rather than linking to the Custom Platforms' memory-mapped device (MMD) libraries directly. As long as FCD is correctly set up for Custom Platform, FCD finds all the installed boards at runtime.

4. Set the `QUARTUS_ROOTDIR_OVERRIDE` user environment variable to point to the correct Intel Quartus Prime software installation directory.

If you have an Intel Arria 10 or Intel Stratix 10 device, set `QUARTUS_ROOTDIR_OVERRIDE` to point to the installation directory of the Intel Quartus Prime Pro Edition software. Otherwise, set `QUARTUS_ROOTDIR_OVERRIDE` to point to the installation directory of the Intel Quartus Prime Standard Edition software.

5. Add the paths to the Custom Platform libraries (for example, the memory-mapped (MMD) library) to the `PATH` environment variable setting.



For information on setting user environment variables and running the `init_opencl` script, refer to the *Setting the Intel FPGA SDK for OpenCL User Environment Variables* section.

6. Invoke the command `aocl install <path_to_customplatform>` at a command prompt.

Invoking `aocl install <path_to_customplatform>` also installs a board driver that allows communication between host applications and hardware kernel programs.

*Remember:* You need administrative rights to install a board. To run a Windows command prompt as an administrator, click **Start > All Programs > Accessories**. Under **Accessories**, right click **Command Prompt**. In the right-click menu, click **Run as Administrator**.

7. To query a list of FPGA devices installed in your machine, invoke the `aocl diagnose` command.  
The software generates an output that includes the `<device_name>`, which is an `acl` number that ranges from `acl0` to `acl31`.

**Attention:** For possible errors after implementing the `aocl diagnose` utility, refer to [Possible Errors After Running the diagnose Utility](#) section. For more information on querying the `<device_name>` of your accelerator board, refer to the *Querying the Device Name of Your FPGA Board* section.

8. To verify the successful installation of the FPGA board, invoke the command `aocl diagnose <device_name>` to run any board vendor-recommended diagnostic test.

#### Related Links

- [Installing the Cyclone V SoC Development Kit](#)
- [Querying the Device Name of Your FPGA Board](#) on page 20
- [Intel FPGA SDK for OpenCL FPGA Platforms](#)
- [Setting the Intel FPGA SDK for OpenCL User Environment Variables](#) on page 11

## 2.6 Verifying Host Runtime Functionality via Emulation

Test the functionality of the host runtime by emulating an OpenCL design example using the Intel FPGA SDK for OpenCL Emulator.

1. Install a Custom or Reference Platform because emulation targets a specific FPGA board.
2. Verify that the `QUARTUS_ROOTDIR_OVERRIDE` environment variable points to the correct edition of the Intel Quartus Prime software. Open a Windows command window and then type `echo %QUARTUS_ROOTDIR_OVERRIDE%` at the command prompt.



If the path to the installation folder of the Intel Quartus Prime software is not returned, add it to the `QUARTUS_ROOTDIR_OVERRIDE` setting.

- For non-Intel Arria 10 and non-Intel Stratix 10 devices, `QUARTUS_ROOTDIR_OVERRIDE` points to the installation folder of the Intel Quartus Prime Standard Edition software.
  - For Intel Arria 10 and Intel Stratix 10 devices and , `QUARTUS_ROOTDIR_OVERRIDE` points to the installation folder of the Intel Quartus Prime Pro Edition software.
3. Add the path to the `LINK.exe` file in Microsoft Visual Studio to the `PATH` user environment variable setting.
  4. Add the path to the Microsoft compilation time libraries in Microsoft Visual Studio to the `LIB` user environment variable setting.
1. [Downloading an OpenCL Design Example](#) on page 15
  2. [Compiling a Kernel for Emulation](#) on page 15
  3. [Building the Host Application](#) on page 16
  4. [Emulating Your OpenCL Kernel](#) on page 17

### 2.6.1 Downloading an OpenCL Design Example

The OpenCL Design Examples page contains sample applications of varying complexities that you can download and run on your FPGA.

The following instructions are for downloading the Hello World design.

1. In the OpenCL Design Examples page, under Basic Examples, click **Hello World**.
2. In the Hello World Design Example page, under Downloads, click **<version> x64 Windows package (.zip)** to download the compressed file for your platform.
3. Unzip the `exm_opencl_hello_world_x64_windows_<version>.zip` file and save it in a folder that you have write access for.

*Important:* Ensure that the folder name does not contain spaces.

#### Related Links

[OpenCL Design Examples](#)

### 2.6.2 Compiling a Kernel for Emulation

To compile an OpenCL kernel for emulation, include the `-march=emulator` option in your `aoc` command.

- To compile the kernel for your target FPGA board, at a command prompt, navigate to the `hello_world` design and then invoke the following command:

```
aoc -march=emulator -v -board=<board_name> device/  
hello_world.cl -o=bin/hello_world_emulation.aocx
```

The Intel FPGA SDK for OpenCL Offline Compiler compiles the `hello_world.cl` kernel source file and creates the `hello_world_emulation.aocx` emulation-specific executable file in the `bin` subdirectory.



### 2.6.3 Building the Host Application

The `<path_to_exm_opencl_hello_world_x64_windows_<version>>\hello_world\hello_world.sln` file contains the host solution. After you open this .sln file in Microsoft Visual Studio, you can build the OpenCL host application in the `main.cpp` file.

If you are using Microsoft Visual Studio, you need the FPGA Client Driver (FCD), formerly Altera Client Driver (ACD), and the Installable Client Driver (ICD) from Khronos. To set up Microsoft Visual Studio with FCD and ICD, perform the following tasks prior to building the host application:

1. Verify that FCD and ICD are set up correctly. You must set up FCD and ICD manually if invoking the `aocl install <path_to_customplatform>` utility command fails to set them up. For instructions, refer to the *Accessing Custom Platform-Specific Functions* and *Linking to the ICD Loader Library on Windows* sections of the *Intel FPGA SDK for OpenCL Programming Guide* for more information.
2. Link the host application to the `OpenCL.lib` library.
  - a. Under the solution properties, select **Configuration Properties > Linker > Input**.
  - b. In the **Additional Dependencies** field, enter `OpenCL.lib`.

**Attention:** Because you are using FCD and ICD, do not link the host program to `alteracl.lib` or to your Custom Platform's MMD libraries directly.

To build the `hello_world` host application, perform the following tasks:

1. Open the `<path_to_exm_opencl_hello_world_x64_windows_<version>>\hello_world\hello_world.sln` file in Microsoft Visual Studio.
2. Verify that the build configuration is correct. The default build configuration is **Debug**, but you can use **Release**. You must select the appropriate option as the solution platform (for example, for x64 architecture, select **x64**).
3. Build the solution by selecting the **Build > Build Solution** menu option, or by pressing the F7 key.

The `hello_world.exe` executable will be in the `<path_to_exm_opencl_hello_world_x64_windows_<version>>\hello_world\bin` folder.
4. Verify that the build is correct. An output ending with a message similar to the one shown below notifies you of a successful build:

```
1> Build succeeded.
1>
1> Time Elapsed 00:00:03:29
===== Build: 1 succeeded, 0 failed, 0 up-to-date, 0 skipped =====
```

**Attention:** You can ignore the `LNK4009: PDB 'vc90.pdb' was not found with...` warnings because they have no effect on the build. The compiler might issue this type of warning messages if you have built your Windows libraries using a previous version of Microsoft Visual Studio.





### Related Links

- [Accessing Custom Platform-Specific Functions](#)
- [Linking to the ICD Loader Library on Windows](#)

## 2.6.4 Emulating Your OpenCL Kernel

To emulate your OpenCL kernel, run the emulation `.aocx` file on the platform on which you build your kernel.

To emulate your kernel, perform the following steps:

1. Run the utility command `aocl linkflags` to find out which libraries are necessary for building a host application. The software lists the libraries for both emulation and regular kernel compilation flows.
2. Link your host application to the libraries returned by the `aocl linkflags` utility command.
3. Move the `hello_world_emulation.aocx` file to the current working directory so that the host can locate it easily.
4. To run the host application for emulation, first define the number of emulated devices by invoking the `set CL_CONTEXT_EMULATOR_DEVICE_INTELFPGA=<number_of_devices>` command and then run the host application. This command specifies the number of identical emulation devices that the Emulator needs to provide.

*Remember:* When the environment variable `CL_CONTEXT_EMULATOR_DEVICE_INTELFPGA` is set, only the emulated devices are available, that is, access to all physical boards is disabled.

5. After you run the host application, unset the `CL_CONTEXT_EMULATOR_DEVICE_INTELFPGA` variable by invoking the `set CL_CONTEXT_EMULATOR_DEVICE_INTELFPGA=` command.

Each invocation of the emulated kernel creates a shared library copy called `<process_ID>-libkernel.so` in a default temporary directory, where `<process_ID>` is a unique numerical value assigned to each emulation run. You may override the default directory by setting the `TMP` or `TEMP` environment variable on Windows, or setting `TMPDIR` on Linux.

### Related Links

[Running the Host Application](#) on page 22

## 2.7 Creating the FPGA Hardware Configuration File of an OpenCL Kernel

Download the Windows version of the `hello_world` OpenCL design example from the OpenCL Design Examples page. Compile the `hello_world` kernel program using the Intel FPGA SDK for OpenCL Offline Compiler to create the `hello_world.aocx` executable file. The `.aocx` file is the FPGA hardware configuration file.



After you successfully install your FPGA board and emulate your kernel, you can create a `.aocx` file that executes on the device. The steps below describe the process of creating a `.aocx` file from the `hello_world` example design. For more information on the OpenCL design examples, refer to the OpenCL Design Examples page.

**Note:**

The Intel FPGA SDK for OpenCL Offline Compiler compiles an OpenCL kernel for a target FPGA board. You must install the FPGA board before creating a hardware configuration file. If you have not installed the FPGA board, refer to *Installing an FPGA Board* for more instructions.

1. Verify that the `QUARTUS_ROOTDIR_OVERRIDE` environment variable points to the correct edition of the Intel Quartus Prime software. Open a Windows command window and then type `echo %QUARTUS_ROOTDIR_OVERRIDE%` at the command prompt.

If the path to the installation folder of the Intel Quartus Prime software is not returned, add it to the `QUARTUS_ROOTDIR_OVERRIDE` setting.

- For non-Intel Arria 10 and non-Intel Stratix 10 devices, `QUARTUS_ROOTDIR_OVERRIDE` points to the installation folder of the Intel Quartus Prime Standard Edition software.
- For Intel Arria 10 and Intel Stratix 10 devices, `QUARTUS_ROOTDIR_OVERRIDE` points to the installation folder of the Intel Quartus Prime Pro Edition software.

2. Select your target FPGA board. To list the FPGA boards available in your Custom Platform, invoke the command `aoc -list-boards` at a command prompt.

For more information on the `-list-boards` option of the `aoc` command, refer to the *Listing the Available FPGA Boards in Your Custom Platform (-list-boards)* section of the *Intel FPGA SDK for OpenCL Programming Guide*.

3. At a command prompt, navigate to the `hello_world` design folder containing the `hello_world.cl` file that you used for emulation.
4. To compile the kernel for your target FPGA board, invoke the following command:

```
aoc -v -board=<board_name> device/hello_world.cl -o=bin/hello_world.aocx
```

This command performs the following tasks:

- Generates the Intel Quartus Prime design project files from the OpenCL source code.
- Checks for initial syntax errors.
- Performs basic optimizations.
- Creates a `hello_world` folder containing necessary intermediate files.
- Creates the *Intel FPGA SDK for OpenCL Offline Compiler Object File* (`.aoco`).
- Creates the `.aocx` file.



**Attention:** The `.aocx` file might take hours to build, depending on the complexity of the kernel. To view the progress of the compilation on-screen, include the `-v` flag in your `aoc` command. An example output is shown below.

```
aoc: Environment checks are completed successfully.  
You are now compiling the full flow!!  
aoc: Selected target board <board_name>  
aoc: Running OpenCL parser...  
aoc: OpenCL parser completed successfully.  
aoc: Compiling...  
aoc: Linking with IP library ...  
aoc: First stage compilation completed successfully.  
aoc: Setting up project for CvP revision flow...  
aoc: Hardware generation completed successfully.
```

The offline compiler displays the line `aoc: Hardware generation completed successfully.` to signify the completion of the compilation process.

For more information about the `-board=<board_name>` option of the `aoc` command, refer to the *Compiling a Kernel for a Specific FPGA Board (-board=<board\_name>)* section of the *Intel FPGA SDK for OpenCL Programming Guide*.

For more information about the `-v` option of the `aoc` command, refer to the *Generating Compilation Progress Report (-v)* section of the *Intel FPGA SDK for OpenCL Programming Guide*.

For more information about the `-o=<filename>` option of the `aoc` command, refer to the *Specifying the Name of an Intel FPGA SDK for OpenCL Offline Compiler Output File (-o=<filename>)* section of the *Intel FPGA SDK for OpenCL Programming Guide*.

### Related Links

- [Listing the Available FPGA Boards in Your Custom Platform \(-list-boards\)](#)
- [Compiling a Kernel for a Specific FPGA Board \(-board=<board\\_name>\)](#)
- [Generating Compilation Progress Report \(-v\)](#)
- [Specifying the Name of an AOC Output File \(-o=<filename>\)](#)
- [OpenCL Design Examples](#)
- [Setting the Intel FPGA SDK for OpenCL User Environment Variables](#) on page 11
- [Installing an FPGA Board](#) on page 13

## 2.8 Updating the Hardware Image on the FPGA

If applicable, before you execute an OpenCL kernel program on the FPGA, ensure that the flash memory of the FPGA contains a hardware image created using a current version of the OpenCL software.



- Remember:**
- If your Custom Platform requires that you preload a valid OpenCL image into the flash memory, for every major release of the Intel Quartus Prime Design Suite, program the flash memory of the FPGA with a hardware image compatible with the current version of the software.
  - If you want to use Intel FPGA SDK for OpenCL with the Intel Arria 10 GX FPGA Development Kit, refer to the Application Note *Configuring the Intel Arria 10 GX FPGA Development Kit for the Intel FPGA SDK for OpenCL* for more information.

### Related Links

[Configuring the Intel Arria 10 GX FPGA Development Kit for the Intel FPGA SDK for OpenCL](#)

## 2.8.1 Querying the Device Name of Your FPGA Board

Some OpenCL software utility commands require you to specify the device name (`<device_name>`). The `<device_name>` refers to the acl number (e.g. `acl0` to `acl31`) that corresponds to the FPGA device. When you query a list of accelerator boards, the OpenCL software produces a list of installed devices on your machine in the order of their device names.

- To query a list of installed devices on your machine, type `aocl diagnose` at a command prompt.

The software generates an output that resembles the example shown below:

```
aocl diagnose: Running diagnostic from INTELFGAOCLSDKROOT/board/
<board_name>/<platform>/libexec

Verified that the kernel mode driver is installed on the host machine.

Using board package from vendor: <board_vendor_name>
Querying information for all supported devices that are installed on the
host machine ...

device_name  Status  Information
-----
acl0         Passed  <descriptive_board_name>
           PCIe dev_id = <device_ID>, bus:slot.func = 02:00.00,
           at Gen 2 with 8 lanes.
           FPGA temperature = 43.0 degrees C.

acl1         Passed  <descriptive_board_name>
           PCIe dev_id = <device_ID>, bus:slot.func = 03:00.00,
           at Gen 2 with 8 lanes.
           FPGA temperature = 35.0 degrees C.

Found 2 active device(s) installed on the host machine, to perform a full
diagnostic on a specific device, please run aocl diagnose <device_name>

DIAGNOSTIC_PASSED
```

## 2.8.2 Programming the Flash Memory of an FPGA

Configure the FPGA by loading the hardware image of an Intel FPGA SDK for OpenCL design example into the flash memory of the device. When there is no power, the FPGA retains the hardware configuration file in the flash memory. When you power up the system, it configures the FPGA circuitry based on this hardware image in the flash memory. Therefore, it is imperative that an OpenCL-compatible hardware configuration file is loaded into the flash memory of your FPGA.



Preloading an OpenCL image into the flash memory is necessary for the proper functioning of many Custom Platforms. For example, most PCIe-based boards require a valid OpenCL image in flash memory so that hardware on the board can use the image to configure the FPGA device when the host system powers up for the first time. If the FPGA is not configured with a valid OpenCL image, the system will fail to enumerate the PCIe endpoint, or the driver will not function.

Before running any designs, ensure that the flash memory of your board has a valid OpenCL image that is compatible with the current OpenCL software version. Consult your board vendor's documentation for board-specific requirements.

**Caution:** When you load the hardware configuration file into the flash memory of the FPGA, maintain system power for the entire loading process, which might take a few minutes. Also, do not launch any host code that calls OpenCL kernels or might otherwise communicate with the FPGA board.

To load your hardware configuration file into the flash memory of your FPGA board, perform the following tasks:

1. Install any drivers or utilities that your Custom Platform requires.  
For example, some Custom Platforms require you to install the Intel FPGA Download Cable driver to load your hardware configuration file into the flash memory. For installation instructions, refer to the *Intel FPGA Download Cable User Guide*.
2. Download a design example for your Custom Platform.  
*Remember:* Download design examples from the OpenCL Design Examples page, and extract the example to a location that you have write access for. Ensure that the location name does not contain spaces.
3. To load the hardware configuration file into the flash memory, invoke the `aocl flash <device_name> <design_example_filename>.aocx` command, where `<device_name>` refers to the acl number (e.g. `acl0` to `acl31`) that corresponds to your FPGA device, and `<design_example_filename>.aocx` is the hardware configuration file you create from the `<design_example_filename>.cl` file in the design example package.
4. Power down your device or computer and then power it up again.  
Power cycling ensures that the FPGA configuration device retrieves the hardware configuration file from the flash memory and configures it into the FPGA.

**Warning:** Some Custom Platforms require you to power cycle the entire host system after programming the flash memory. For example, PCIe-based Custom Platforms might require a host system restart to reenumerate the PCIe endpoint. Intel recommends that you power cycle the complete host system after programming the flash memory.

### Related Links

- [Intel FPGA Download Cable II \(formerly USB-Blaster II Download Cable\) User Guide](#)
- [OpenCL Design Examples](#)
- [Setting the Intel FPGA SDK for OpenCL User Environment Variables](#) on page 11



## 2.9 Executing an OpenCL Kernel on an FPGA

Build your OpenCL host application in Microsoft Visual Studio, and run the application by invoking the `hello_world.exe` executable. The Intel FPGA SDK for OpenCL is compatible with 64-bit host binaries only.

### Related Links

[Building the Host Application](#) on page 16

### 2.9.1 Running the Host Application

To execute the OpenCL kernel on the FPGA, run the Windows host application that you built from the `.sln` file.

1. Add the path `%INTELFPGAOCSDKROOT%\host\windows64\bin` to the `PATH` environment variable.
2. At a command prompt, navigate to the host executable within the `<path_to_exe_opencl_hello_world_x64_windows_<version>>\hello_world\bin` folder.
3. Invoke the `hello_world.exe` executable.  
The `hello_world` executable executes the kernel code on the FPGA.

### 2.9.2 Output from Successful Kernel Execution

When you run the host application to execute your OpenCL kernel on the target FPGA, the OpenCL software notifies you of a successful kernel execution.

Example output:

```
Reprogramming device [0] with handle 1
Querying platform for info:
=====
CL_PLATFORM_NAME           = Intel(R) FPGA SDK for OpenCL(TM)
CL_PLATFORM_VENDOR        = Intel Corporation
CL_PLATFORM_VERSION = OpenCL 1.0 Intel(R) FPGA SDK for OpenCL(TM), Version
<version>

Querying device for info:
=====
CL_DEVICE_NAME             = <board name> : <descriptive board
name>
CL_DEVICE_VENDOR          = <board vendor name>
CL_DEVICE_VENDOR_ID       = <board vendor ID>
CL_DEVICE_VERSION = OpenCL 1.0 Intel(R) FPGA SDK for OpenCL(TM), Version
<version>
CL_DRIVER_VERSION         = <version>
CL_DEVICE_ADDRESS_BITS   = 64
CL_DEVICE_AVAILABLE      = true
CL_DEVICE_ENDIAN_LITTLE  = true
CL_DEVICE_GLOBAL_MEM_CACHE_SIZE = 32768
CL_DEVICE_GLOBAL_MEM_CACHELINE_SIZE = 0
CL_DEVICE_GLOBAL_MEM_SIZE = 8589934592
CL_DEVICE_IMAGE_SUPPORT  = true
CL_DEVICE_LOCAL_MEM_SIZE = 16384
CL_DEVICE_MAX_CLOCK_FREQUENCY = 1000
CL_DEVICE_MAX_COMPUTE_UNITS = 1
CL_DEVICE_MAX_CONSTANT_ARGS = 8
CL_DEVICE_MAX_CONSTANT_BUFFER_SIZE = 2147483648
CL_DEVICE_MAX_WORK_ITEM_DIMENSIONS = 3
CL_DEVICE_MEM_BASE_ADDR_ALIGN = 8192
CL_DEVICE_MIN_DATA_TYPE_ALIGN_SIZE = 1024
```



```
CL_DEVICE_PREFERRED_VECTOR_WIDTH_CHAR = 4
CL_DEVICE_PREFERRED_VECTOR_WIDTH_SHORT = 2
CL_DEVICE_PREFERRED_VECTOR_WIDTH_INT = 1
CL_DEVICE_PREFERRED_VECTOR_WIDTH_LONG = 1
CL_DEVICE_PREFERRED_VECTOR_WIDTH_FLOAT = 1
CL_DEVICE_PREFERRED_VECTOR_WIDTH_DOUBLE = 0
Command queue out of order? = false
Command queue profiling enabled? = true
Using AOCX: hello_world.aocx

Kernel initialization is complete.
Launching the kernel...

Thread #2: Hello from the Intel(R) FPGA OpenCL(TM) compiler!

Kernel execution is complete.
```

## 2.10 Uninstalling the Software

To uninstall the Intel FPGA SDK for OpenCL for Windows, run the uninstaller, and restore all modified environment variables to their previous settings.

1. From the Windows Start Menu shortcut, navigate to the installation folder for the Intel Quartus Prime Design Suite.
2. Select **Uninstall Intel Quartus Prime Standard Edition**.  
The uninstallation wizard appears.
3. In the uninstallation wizard, perform the following tasks:
  - a. Select **Individual components** and then click **Next**.
  - b. Select the SDK and then click **Next**.  
The uninstaller uninstalls the Intel FPGA SDK for OpenCL.
4. To uninstall the Intel FPGA SDK for OpenCL associated with the Intel Quartus Prime Pro Edition software, select **Uninstall Intel Quartus Prime Pro Edition** from the Altera *<version>* Pro Edition folder to open the uninstallation wizard.
  - a. Repeat 3 on page 23.
5. Remove the following paths from the *PATH* environment variable:
  - a. `%INTELFPGAOCLSDKROOT%\bin`
  - b. `%INTELFPGAOCLSDKROOT%\host\windows64\bin`
6. Remove the *INTELFPGAOCLSDKROOT* environment variable.
7. Remove the *QUARTUS\_ROOTDIR\_OVERRIDE* environment variable.

## 2.11 Uninstalling the FPGA Board

To uninstall an FPGA board for Windows, invoke the `uninstall` utility command, uninstall the Custom Platform, and unset the relevant environment variables. You must uninstall the existing FPGA board if you migrate your OpenCL application to another FPGA board that belongs to a different Custom Platform.



To uninstall your FPGA board, perform the following tasks:

1. Following your board vendor's instructions to disconnect the board from your machine.
2. Invoke the `aocl uninstall <path_to_customplatform>` utility command to remove the current host computer drivers (for example, PCIe drivers). The Intel FPGA SDK for OpenCL uses these drivers to communicate with the FPGA board.
3. Uninstall the Custom Platform.
4. Unset the `PATH` environment variable.





## 3 Getting Started with the Intel FPGA SDK for OpenCL for Linux

---

The Intel FPGA SDK for OpenCL setup process includes downloading and installing the software, installing the FPGA board, and then executing an OpenCL kernel on the FPGA.

1. [Downloading the Intel FPGA SDK for OpenCL](#) on page 25
2. [Installing the Intel FPGA SDK for OpenCL](#) on page 26
3. [Setting the Intel FPGA SDK for OpenCL User Environment Variables](#) on page 27
4. [Verifying Software Installation](#) on page 27
5. [Installing an FPGA Board](#) on page 28
6. [Verifying Host Runtime Functionality via Emulation](#) on page 29
7. [Creating the FPGA Hardware Configuration File of an OpenCL Kernel](#) on page 31
8. [Updating the Hardware Image on the FPGA](#) on page 33
9. [Executing an OpenCL Kernel on an FPGA](#) on page 35
10. [Uninstalling the Software](#) on page 36
11. [Uninstalling the FPGA Board](#) on page 37

### 3.1 Downloading the Intel FPGA SDK for OpenCL

Download the installation package that contains the Intel FPGA SDK for OpenCL and all related software for Linux from the Download Center.

The Download Center provides a tar file that includes all of the following software and files:

- Intel FPGA SDK for OpenCL
  - Intel Quartus Prime Standard Edition software for devices other than Intel Arria 10 and Intel Stratix 10 devices
  - Intel Quartus Prime Pro Edition software for Intel Arria 10 and Intel Stratix 10 devices
  - Device support
1. Go to the Intel FPGA SDK for OpenCL Download Center at the following URL:  
<http://dl.altera.com/opencl/>
  2. Select the software version. The default selection is the current version.
  3. Select **Direct Download** as the download method.
  4. Click the **Linux SDK** tab and then click **More** beside **Download and install instructions** to view the download and installation procedure.

---

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

\*Other names and brands may be claimed as the property of others.



5. Select **Intel FPGA Runtime Environment for OpenCL Linux x86-64 RPM**.
6. Click the download button to start the download process.
7. Perform the steps outlined in the download and installation instructions on the download page.

#### Related Links

[Intel FPGA \(formerly Altera\) website](#)

## 3.2 Installing the Intel FPGA SDK for OpenCL

Unpack the downloaded tar file and run the installation files to install all the software and files.

Install the Linux version of the Intel FPGA SDK for OpenCL in a directory that you own.

1. You must have `sudo` or `root` privileges.
2. You must install the Linux OS kernel source and headers (for example, `kernel-devel.x86_64` and `kernel-headers.x86_64`), and the GNU Compiler Collection (GCC) (`gcc.x86_64`).

**Attention:** If you install the software on a system that does not contain any C Shell Run Commands file (`.cshrc`) or Bash Run Commands file (`.bashrc`) in your directory, you must set the environment variables `INTELFPGAOCCLSDKROOT` and `PATH` manually. Alternatively, you may create the `.cshrc` and `.bashrc` files, and then append the environment variables to them. To ensure that the updates take effect, restart your terminal after you set the environment variables.

To install the Intel FPGA SDK for OpenCL, Intel Quartus Prime software, and device support files simultaneously, perform the following tasks:

1. Unpack the downloaded tar file into a temporary directory.
2. Run the installers. Intel recommends that you install one of the editions of the Intel Quartus Prime software as needed for the device support.
  - a. Run the `setup.sh` file to install the SDK with the Intel Quartus Prime Standard Edition software.
  - b. Run the `setup_pro.sh` file to install the SDK with the Intel Quartus Prime Pro Edition software.
3. *Note:* The installer sets the environment variable `INTELFPGAOCCLSDKROOT` to point to the path of the software installation.

Verify that `INTELFPGAOCCLSDKROOT` points to the current version of the software. Open a shell and then type `echo $INTELFPGAOCCLSDKROOT` at the command prompt.

If the returned path does not point to the location of the Intel FPGA SDK for OpenCL installation, edit the `INTELFPGAOCCLSDKROOT` setting.

For instructions on modifying environment variable settings, refer to *Setting the Intel FPGA SDK for OpenCL User Environment Variables*.

#### Related Links

[Setting the Intel FPGA SDK for OpenCL User Environment Variables](#) on page 27



### 3.3 Setting the Intel FPGA SDK for OpenCL User Environment Variables

You have the option to set the Intel FPGA SDK for OpenCL Linux user environment variables permanently or transiently. The environment variable settings describe the FPGA board and the host runtime to the software.

**Attention:** If you set the environment variables permanently, you apply the settings once during installation. If you set the environment variables transiently, you must apply the settings during installation and during every subsequent session you run.

**Table 3. Intel FPGA SDK for OpenCL Linux User Environment Variable Settings**

| Environment Variable   | Path to Include  |
|------------------------|--|
| <i>PATH</i>            | <code>\$INTELFPGAOCCLSDKROOT/bin</code><br>where <i>INTELFPGAOCCLSDKROOT</i> points to the path of the software installation |
| <i>LD_LIBRARY_PATH</i> | <code>\$INTELFPGAOCCLSDKROOT/host/linux64/lib</code>   |

- To apply permanent environment variable settings, open a shell and then type the `export <variable_name>=<variable_setting>:<variable_name>` command.

For example, the command `export PATH="$INTELFPGAOCCLSDKROOT/bin":$PATH` adds `$INTELFPGAOCCLSDKROOT/bin` to the list of *PATH* settings.

- To apply transient environment variable settings, open a bash-shell command-line terminal and run the `source $INTELFPGAOCCLSDKROOT/init_opencl.sh` command. This command does not work in other shells.

Example script output:

```
Adding $INTELFPGAOCCLSDKROOT/bin to PATH
Adding $INTELFPGAOCCLSDKROOT/host/linux64/lib to LD_LIBRARY_PATH
```

### 3.4 Verifying Software Installation

Invoke the `version` utility command and verify that the correct version of the OpenCL software is installed.

- At a command prompt, invoke the `aocl version` utility command. An output similar to the one below notifies you of a successful installation:

```
aocl <version>.<build> (Intel(R) FPGA SDK for OpenCL(TM), Version <version>
Build <build>, Copyright (C) <year> Corporation)
```

- If installation was unsuccessful, reinstall the software. You can also refer to the *Intel FPGA Software Installation and Licensing* manual and the Intel FPGA (formerly Altera) Knowledge Base for more information.



## 3.5 Installing an FPGA Board

Before creating an OpenCL application for an FPGA board on Linux, you must first download and install the Custom Platform from your board vendor. Most Custom Platform installers require administrator privileges. To install your board into a Linux host system, invoke the `install` utility command.

The steps below outline the board installation procedure. Some Custom Platforms require additional installation tasks. Consult your board vendor's documentation for further information on board installation.

1. Follow your board vendor's instructions to connect the FPGA board to your system.
2. Download the Custom Platform for your FPGA board from your board vendor's website. To download an Intel FPGA SDK for OpenCL Reference Platform (for example, the Stratix V Network Reference Platform), refer to the Intel FPGA SDK for OpenCL FPGA Platforms page.
3. Install the Custom Platform in a directory that you own (that is, not a system directory).

You can install multiple Custom Platforms simultaneously on the same system. To use the RTE utilities, such as `aocl diagnose` with multiple Custom Platforms. The Custom Platform subdirectory contains the `board_env.xml` file.

In a system with multiple Custom Platforms, ensure that the host program uses the FPGA Client Drivers (FCD), formerly Altera Client Driver (ACD), to discover the boards rather than linking to the Custom Platforms' memory-mapped device (MMD) libraries directly. If FCD is correctly set up for Custom Platform, FCD finds all the installed boards at runtime.

4. Set the `QUARTUS_ROOTDIR_OVERRIDE` user environment variable to point to the correct Intel Quartus Prime software installation directory. Open a shell and then type `echo $QUARTUS_ROOTDIR_OVERRIDE` at the command prompt.

If you have an Intel Arria 10 or Intel Stratix 10 device, set `QUARTUS_ROOTDIR_OVERRIDE` to point to the installation directory of the Intel Quartus Prime Pro Edition software. Otherwise, set `QUARTUS_ROOTDIR_OVERRIDE` to point to the installation directory of the Intel Quartus Prime Standard Edition software.

5. Add the paths to the Custom Platform libraries (for example, memory-mapped (MMD) library) to the `LD_LIBRARY_PATH` environment variable setting.

For information on setting Linux user environment variables and running the `init_opencl` script, refer to the *Setting the Intel FPGA SDK for OpenCL User Environment Variables* section.

6. *Remember:* You need `sudo` or `root` privileges to install a board.

Invoke the command `aocl install <path_to_customplatform>` at a command prompt.

Invoking `aocl install <path_to_customplatform>` also installs a board driver that allows communication between host applications and hardware kernel programs.

7. To query a list of FPGA devices installed in your machine, invoke the `aocl diagnose` command.

The software generates an output that includes the `<device_name>`, which is an `acl` number that ranges from `acl0` to `acl31`.



**Attention:** For possible errors after implementing the `aocl diagnose` utility, refer to [Possible Errors After Running the diagnose Utility](#) section. For more information on querying the `<device_name>` of your accelerator board, refer to the [Querying the Device Name of Your FPGA Board](#) section.

8. To verify the successful installation of the FPGA board, invoke the command `aocl diagnose <device_name>` to run any board vendor-recommended diagnostic test.

## 3.6 Verifying Host Runtime Functionality via Emulation

Test the functionality of the host runtime by emulating an OpenCL design example using the Intel FPGA SDK for OpenCL Emulator.

1. Install a Custom or Reference Platform because emulation targets a specific FPGA board.
2. Verify that the `QUARTUS_ROOTDIR_OVERRIDE` environment variable points to the correct edition of the Intel Quartus Prime software. Open a shell and then type `echo $QUARTUS_ROOTDIR_OVERRIDE` at the command prompt.

If the path to the installation directory of the Intel Quartus Prime software is not returned, add it to the `QUARTUS_ROOTDIR_OVERRIDE` setting.

- For non-Intel Arria 10 and non-Intel Stratix 10 devices, `QUARTUS_ROOTDIR_OVERRIDE` points to the installation folder of the Intel Quartus Prime Standard Edition software.
- For Intel Arria 10 and Intel Stratix 10 devices, `QUARTUS_ROOTDIR_OVERRIDE` points to the installation folder of the Intel Quartus Prime Pro Edition software.

3. Verify that the `LD_LIBRARY_PATH` environment variable setting includes the paths identified in [Setting the Intel FPGA SDK for OpenCL User Environment Variables](#). Open a shell and then type `echo $LD_LIBRARY_PATH` at the command prompt.

If the returned path do not include `$INTELFPGAOCLESDKROOT/host/linux64/lib`, add it to the `LD_LIBRARY_PATH` setting.

Each invocation of the emulated kernel creates a shared library copy called `<process_ID>-libkernel.so` in a default temporary directory, where `<process_ID>` is a unique numerical value assigned to each emulation run. You may override the default directory by setting the `TMPDIR` environment variable.

1. [Downloading an OpenCL Design Example](#) on page 29
2. [Compiling a Kernel for Emulation](#) on page 30
3. [Building the Host Application](#) on page 30
4. [Emulating Your OpenCL Kernel](#) on page 30

### 3.6.1 Downloading an OpenCL Design Example

The OpenCL Design Examples page contains sample applications of varying complexities that you can download and run on your FPGA.

The following instructions are for downloading the Hello World design.



1. In the OpenCL Design Examples page, under Basic Examples, click **Hello World**.
2. In the Hello World Design Example page, under Downloads, click **<version> x64 Linux package (.tgz)** to download the compressed file for your platform.
3. Unpack the .tgz file and save it in a directory to which you have write access.  
*Important:* Ensure that the directory name does not contain spaces.

### Related Links

[OpenCL Design Examples](#)

## 3.6.2 Compiling a Kernel for Emulation

To compile an OpenCL kernel for emulation, include the `-march=emulator` option in your `aoc` command.

- To compile the kernel for your target FPGA board, at a command prompt, navigate to the `hello_world` design and then invoke the following command:

```
aoc -march=emulator -v -board=<board_name> device/  
hello_world.cl -o=bin/hello_world_emulation.aocx
```

The command compiles the `hello_world.cl` kernel source file and creates the `hello_world_emulation.aocx` emulation-specific executable file in the `bin` subdirectory.

## 3.6.3 Building the Host Application

Build the host executable with the `<path_to_exm_opencl_hello_world_x64_linux_<version>>/hello_world/Makefile` file.

To build the host application, perform the following tasks:

1. Navigate to the `hello_world` directory.
2. Invoke the `$ make -f Makefile` command. Alternatively, you can simply invoke the `make` command.

The `hello_world` executable will be in the `<path_to_exm_opencl_hello_world_x64_linux_<version>>/hello_world/bin` directory.

## 3.6.4 Emulating Your OpenCL Kernel

To emulate your OpenCL kernel, run the emulation `.aocx` file on the platform on which you build your kernel.



To emulate your kernel, perform the following steps:

1. Run the utility command `aocl linkflags` to find out which libraries are necessary for building a host application. The software lists the libraries for both emulation and regular kernel compilation flows.
2. Link your host application to the libraries returned by the `aocl linkflags` utility command.
3. Move the `hello_world_emulation.aocx` file to the current working directory so that the host can locate it easily.
4. To run the host application for emulation, invoke the `env CL_CONTEXT_EMULATOR_DEVICE_INTELFPGA=<number_of_devices> <host_application_filename>` command. This command specifies the number of identical emulation devices that the Emulator needs to provide.

Each invocation of the emulated kernel creates a shared library copy called `<process_ID>-libkernel.so` in a default temporary directory, where `<process_ID>` is a unique numerical value assigned to each emulation run. You may override the default directory by setting the `TMP` or `TEMP` environment variable on Windows, or setting `TMPDIR` on Linux.

#### Related Links

[Running the Host Application](#) on page 35

## 3.7 Creating the FPGA Hardware Configuration File of an OpenCL Kernel

Download the Linux version of the `hello_world` OpenCL design example from the [OpenCL Design Examples](#) page. Compile the `hello_world` kernel program using the Intel FPGA SDK for OpenCL Offline Compiler to create the `hello_world.aocx` executable file. The `.aocx` file is the FPGA hardware configuration file.

After you successfully install your FPGA board and emulate your kernel, you can create a `.aocx` file that executes on the device. The steps below describe the process of creating a `.aocx` file from the `hello_world` example design. For more information on the OpenCL design examples, refer to the [OpenCL Design Examples](#) page.

**Note:** The Intel FPGA SDK for OpenCL Offline Compiler compiles an OpenCL kernel for a target FPGA board. You must install the FPGA board before creating a hardware configuration file. If you have not installed the FPGA board, refer to [Installing an FPGA Board](#) for more instructions.

1. Verify that the `QUARTUS_ROOTDIR_OVERRIDE` environment variable points to the correct edition of the Intel Quartus Prime software. Open a shell and then type `echo $QUARTUS_ROOTDIR_OVERRIDE` at the command prompt.



If the path to the installation directory of the Intel Quartus Prime software is not returned, add it to the `QUARTUS_ROOTDIR_OVERRIDE` setting.

- For non-Intel Arria 10 and non-Intel Stratix 10 devices, `QUARTUS_ROOTDIR_OVERRIDE` points to the installation folder of the Intel Quartus Prime Standard Edition software.
  - For Intel Arria 10 and Intel Stratix 10 devices, `QUARTUS_ROOTDIR_OVERRIDE` points to the installation folder of the Intel Quartus Prime Pro Edition software.
2. Select your target FPGA board. To list the FPGA boards available in your Custom Platform, invoke the command `aoc -list-boards` at a command prompt.  
  
For more information on the `-list-boards` option of the `aoc` command, refer to the *Listing the Available FPGA Boards in Your Custom Platform (-list-boards)* section of the *Intel FPGA SDK for OpenCL Programming Guide*.
  3. At a command prompt, navigate to the `hello_world` design directory containing the `hello_world.cl` file that you used for emulation.
  4. To compile the kernel for your target FPGA board, invoke the following command:

```
aoc -v -board=<board_name> device/hello_world.cl -o=bin/hello_world.aocx
```

This command performs the following tasks:

- Generates the Intel Quartus Prime design project files from the OpenCL source code.
- Checks for initial syntax errors.
- Performs basic optimizations.
- Creates a `hello_world` directory containing necessary intermediate files.
- Creates the *Intel FPGA SDK for OpenCL Offline Compiler Object File* (`.aoco`).
- Creates the `.aocx` file.

**Attention:** The `.aocx` file might take hours to build, depending on the complexity of the kernel. To view the progress of the compilation on-screen, include the `-v` flag in your `aoc` command. An example output is shown below.

```
aoc: Environment checks are completed successfully.
You are now compiling the full flow!!
aoc: Selected target board <board_name>
aoc: Running OpenCL parser....
aoc: OpenCL parser completed successfully.
aoc: Compiling....
aoc: Linking with IP library ...
aoc: First stage compilation completed successfully.
aoc: Setting up project for CvP revision flow....
aoc: Hardware generation completed successfully.
```

The offline compiler displays the line `aoc: Hardware generation completed successfully.` to signify the completion of the compilation process.





For more information about the `-board=<board_name>` option of the `aoc` command, refer to the *Compiling a Kernel for a Specific FPGA Board (-board=<board\_name>)* section of the *Intel FPGA SDK for OpenCL Programming Guide*.

For more information about the `-v` option of the `aoc` command, refer to the *Generating Compilation Progress Report (-v)* section of the *Intel FPGA SDK for OpenCL Programming Guide*.

For more information about the `-o=<filename>` option of the `aoc` command, refer to the *Specifying the Name of an Intel FPGA SDK for OpenCL Offline Compiler Output File (-o=<filename>)* section of the *Intel FPGA SDK for OpenCL Programming Guide*.

#### Related Links

- [Installing an FPGA Board](#) on page 28
- [OpenCL Design Examples](#) page
- [Listing the Available FPGA Boards in Your Custom Platform \(-list-boards\)](#)
- [Compiling a Kernel for a Specific FPGA Board \(-board=<board\\_name>\)](#)
- [Generating Compilation Progress Report \(-v\)](#)
- [Specifying the Name of an AOC Output File \(-o=<filename>\)](#)

## 3.8 Updating the Hardware Image on the FPGA

If applicable, before you execute an OpenCL kernel program on the FPGA, ensure that the flash memory of the FPGA contains a hardware image created using a current version of the OpenCL software.

- Remember:*
- If your Custom Platform requires that you preload a valid OpenCL image into the flash memory, for every major release of the Intel Quartus Prime Design Suite, program the flash memory of the FPGA with a hardware image compatible with the current version of the software.
  - If you want to use with the Intel Arria 10 GX FPGA Development Kit, refer to the Application Note *Configuring the Intel Arria 10 GX FPGA Development Kit for the Intel FPGA SDK for OpenCL* for more information.

### 3.8.1 Querying the Device Name of Your FPGA Board

Some OpenCL software utility commands require you to specify the device name (`<device_name>`). The `<device_name>` refers to the `acl` number (e.g. `acl0` to `acl31`) that corresponds to the FPGA device. When you query a list of accelerator boards, the OpenCL software produces a list of installed devices on your machine in the order of their device names.



- To query a list of installed devices on your machine, type `aocl diagnose` at a command prompt.

The software generates an output that resembles the example shown below:

```
aocl diagnose: Running diagnostic from INTELFGAOCCLSDKROOT/board/
<board_name>/<platform>/libexec

Verified that the kernel mode driver is installed on the host machine.

Using board package from vendor: <board_vendor_name>
Querying information for all supported devices that are installed on the
host machine ...

device_name  Status  Information

aocl0        Passed  <descriptive_board_name>
           PCIe dev_id = <device_ID>, bus:slot.func = 02:00.00,
           at Gen 2 with 8 lanes.
           FPGA temperature = 43.0 degrees C.

aocl1        Passed  <descriptive_board_name>
           PCIe dev_id = <device_ID>, bus:slot.func = 03:00.00,
           at Gen 2 with 8 lanes.
           FPGA temperature = 35.0 degrees C.

Found 2 active device(s) installed on the host machine, to perform a full
diagnostic on a specific device, please run aocl diagnose <device_name>

DIAGNOSTIC_PASSED
```

### 3.8.2 Programming the Flash Memory of an FPGA

Configure the FPGA by loading the hardware image of an Intel FPGA SDK for OpenCL design example into the flash memory of the device. When there is no power, the FPGA retains the hardware configuration file in the flash memory. When you power up the system, it configures the FPGA circuitry based on this hardware image in the flash memory. Therefore, it is imperative that an OpenCL-compatible hardware configuration file is loaded into the flash memory of your FPGA.

Preloading an OpenCL image into the flash memory is necessary for the proper functioning of many Custom Platforms. For example, most PCIe-based boards require a valid OpenCL image in flash memory so that hardware on the board can use the image to configure the FPGA device when the host system powers up for the first time. If the FPGA is not configured with a valid OpenCL image, the system will fail to enumerate the PCIe endpoint, or the driver will not function.

Before running any designs, ensure that the flash memory of your board has a valid OpenCL image that is compatible with the current OpenCL software version. Consult your board vendor's documentation for board-specific requirements.

**Caution:** When you load the hardware configuration file into the flash memory of the FPGA, maintain system power for the entire loading process, which might take a few minutes. Also, do not launch any host code that calls OpenCL kernels or might otherwise communicate with the FPGA board.

To load your hardware configuration file into the flash memory of your FPGA board, perform the following tasks:

1. Install any drivers or utilities that your Custom Platform requires.
2. Download a design example for your Custom Platform.



*Remember:* Download design examples from the OpenCL Design Examples page, and extract the example to a location to which you have write access. Ensure that the location name does not contain spaces.

3. To load the hardware configuration file into the flash memory, invoke the `aocl flash <device_name> <design_example_filename>.aocx` command, where `<device_name>` refers to the acl number (e.g. `acl0` to `acl31`) that corresponds to your FPGA device, and `<design_example_filename>.aocx` is the hardware configuration file you create from the `<design_example_filename>.cl` file in the example design package.
4. Power down your device or computer and then power it up again.

Power cycling ensures that the FPGA configuration device retrieves the hardware configuration file from the flash memory and configures it into the FPGA.

**Warning:** Some Custom Platforms require you to power cycle the entire host system after programming the flash memory. For example, PCIe-based Custom Platforms might require a host system restart to reenumerate the PCIe endpoint. Intel recommends that you power cycle the complete host system after programming the flash memory.

#### Related Links

- [OpenCL Design Examples](#)
- [Setting the Intel FPGA SDK for OpenCL User Environment Variables](#) on page 27

## 3.9 Executing an OpenCL Kernel on an FPGA

You must build your OpenCL host application with the `Makefile` file, and run the application by invoking the `hello_world` executable. You need GNU development tools such as `gcc` and `make` to build the OpenCL application.

#### Related Links

[Building the Host Application](#) on page 30

### 3.9.1 Running the Host Application

To execute the OpenCL kernel on the FPGA, run the Linux host application that you built from the `Makefile`.

1. Add the path `$INTELFPGAOCCLSDKROOT/host/linux64/lib` to the `LD_LIBRARY_PATH` environment variable.
2. At a command prompt, navigate to the host executable within the `<path_to_exm_openc1_hello_world_x64_linux_<version>>/hello_world/bin` directory.
3. Invoke the `hello_world` executable.  
The `hello_world` executable executes the kernel code on the FPGA.

### 3.9.2 Output from Successful Kernel Execution

When you run the host application to execute your OpenCL kernel on the target FPGA, the OpenCL software notifies you of a successful kernel execution.



## Example output:

```
Reprogramming device [0] with handle 1
Querying platform for info:
=====
CL_PLATFORM_NAME           = Intel(R) FPGA SDK for OpenCL(TM)
CL_PLATFORM_VENDOR        = Intel Corporation
CL_PLATFORM_VERSION = OpenCL 1.0 Intel(R) FPGA SDK for OpenCL(TM), Version
<version>

Querying device for info:
=====
CL_DEVICE_NAME             = <board name> : <descriptive board
name>
CL_DEVICE_VENDOR          = <board vendor name>
CL_DEVICE_VENDOR_ID       = <board vendor ID>
CL_DEVICE_VERSION        = OpenCL 1.0 Intel(R) FPGA SDK for OpenCL(TM), Version
<version>
CL_DRIVER_VERSION         = <version>
CL_DEVICE_ADDRESS_BITS    = 64
CL_DEVICE_AVAILABLE      = true
CL_DEVICE_ENDIAN_LITTLE   = true
CL_DEVICE_GLOBAL_MEM_CACHE_SIZE = 32768
CL_DEVICE_GLOBAL_MEM_CACHELINE_SIZE = 0
CL_DEVICE_GLOBAL_MEM_SIZE = 8589934592
CL_DEVICE_IMAGE_SUPPORT   = true
CL_DEVICE_LOCAL_MEM_SIZE  = 16384
CL_DEVICE_MAX_CLOCK_FREQUENCY = 1000
CL_DEVICE_MAX_COMPUTE_UNITS = 1
CL_DEVICE_MAX_CONSTANT_ARGS = 8
CL_DEVICE_MAX_CONSTANT_BUFFER_SIZE = 2147483648
CL_DEVICE_MAX_WORK_ITEM_DIMENSIONS = 3
CL_DEVICE_MEM_BASE_ADDR_ALIGN = 8192
CL_DEVICE_MIN_DATA_TYPE_ALIGN_SIZE = 1024
CL_DEVICE_PREFERRED_VECTOR_WIDTH_CHAR = 4
CL_DEVICE_PREFERRED_VECTOR_WIDTH_SHORT = 2
CL_DEVICE_PREFERRED_VECTOR_WIDTH_INT = 1
CL_DEVICE_PREFERRED_VECTOR_WIDTH_LONG = 1
CL_DEVICE_PREFERRED_VECTOR_WIDTH_FLOAT = 1
CL_DEVICE_PREFERRED_VECTOR_WIDTH_DOUBLE = 0
Command queue out of order? = false
Command queue profiling enabled? = true
Using AOCX: hello_world.aocx

Kernel initialization is complete.
Launching the kernel...


Thread #2: Hello from the Intel(R) FPGA OpenCL(TM) compiler!

Kernel execution is complete.
```

### 3.10 Uninstalling the Software

To uninstall the Intel FPGA SDK for OpenCL for Linux, remove the software package via the GUI uninstaller, then delete the software directory and restore all modified environment variables to their previous settings.

1. Remove the software package by performing one of the following tasks:



- a. To uninstall the SDK, run the `aocl-<version>-uninstall.run` program located in the `<install directory>/uninstall` directories for the Intel Quartus Prime Standard Edition software and the Intel Quartus Prime Pro Edition software.
2. Remove `$INTELFPGAOCSDKROOT/bin` from the `PATH` environment variable.
3. Remove `$INTELFPGAOCSDKROOT/host/linux64/lib` from the `LD_LIBRARY_PATH` environment variable.
4. Remove the `INTELFPGAOCSDKROOT` environment variable.
5. Remove the `QUARTUS_ROOTDIR_OVERRIDE` environment variable.

### 3.11 Uninstalling the FPGA Board

To uninstall an FPGA board for Linux, invoke the `uninstall` utility command, uninstall the Custom Platform, and unset the relevant environment variables. You must uninstall the existing FPGA board if you migrate your OpenCL application to another FPGA board that belongs to a different Custom Platform.

To uninstall your FPGA board, perform the following tasks:

1. Disconnect the board from your machine by following the instructions provided by your board vendor.
2. Invoke the `aocl uninstall <path_to_customplatform>` utility command to remove the current host computer drivers (for example, PCIe drivers). The Intel FPGA SDK for OpenCL uses these drivers to communicate with the FPGA board.
3. Uninstall the Custom Platform.
4. Unset the `LD_LIBRARY_PATH` environment variable.



## A Document Revision History


**Table 4. Document Revision History of the Intel FPGA SDK for OpenCL Getting Started Guide**

| Date          | Version    | Changes  |
|---------------|------------|--|
| November 2017 | 2017.11.06 | <ul style="list-style-type: none"> <li>• Rebranded the following:               <ul style="list-style-type: none"> <li>– ALTERAOCLSDKROOT to INTELFGAOCLSDKROOT</li> <li>– CL_CONTEXT_EMULATOR_DEVICE_ALTERA to CL_CONTEXT_EMULATOR_DEVICE_INTELFPGA</li> <li>– Quartus Prime to Intel Quartus Prime</li> <li>– Arria 10 to Intel Arria 10</li> <li>– USB Blaster to Intel FPGA Download Cable</li> </ul> </li> <li>• In <a href="#">Intel® FPGA SDK for OpenCL™ Getting Started Guide</a> on page 3, changed OpenCL Reference Pages as OpenCL 1.0 reference pages to improve clarity and added reference to Intel Arria 10 GX Application Note.</li> <li>• In <a href="#">Prerequisites for the Intel FPGA SDK for OpenCL</a>:               <ul style="list-style-type: none"> <li>– Changed Intel preferred accelerator board to Intel FPGA Preferred Board for OpenCL.</li> <li>– Changed Microsoft Visual Studio version 2010 Professional as Microsoft Visual Studio Professional version 2010 or later.</li> </ul> </li> <li>• In <a href="#">Contents of the Intel FPGA SDK for OpenCL</a>:               <ul style="list-style-type: none"> <li>– In the sentence "The Intel FPGA SDK for OpenCL provides logic components, drivers, and SDK-specific libraries and files.", changed logical components to programs.</li> <li>– Under the Logic Components section, changed "host platform API and runtime API" as "host and runtime API".</li> </ul> </li> <li>• In <a href="#">Building the Host Application</a> on page 16, updated references to Microsoft Visual Studio 2015 as Microsoft Visual Studio.</li> <li>• In <a href="#">Executing an OpenCL Kernel on an FPGA</a> on page 22, updated reference to Microsoft Visual Studio version 2010 Professional as Microsoft Visual Studio.</li> <li>• Removed topics on Licensing the Intel FPGA SDK for OpenCL in both OpenCL for Linux and Windows sections.</li> <li>• Added support for Intel Stratix 10 devices in the following topics:               <ul style="list-style-type: none"> <li>– <a href="#">Downloading the Intel FPGA SDK for OpenCL</a> on page 9</li> <li>– <a href="#">Installing an FPGA Board</a> on page 13</li> <li>– <a href="#">Verifying Host Runtime Functionality via Emulation</a> on page 14</li> <li>– <a href="#">Creating the FPGA Hardware Configuration File of an OpenCL Kernel</a> on page 17</li> <li>– <a href="#">Downloading the Intel FPGA SDK for OpenCL</a> on page 25</li> <li>– <a href="#">Installing an FPGA Board</a> on page 28</li> <li>– <a href="#">Verifying Host Runtime Functionality via Emulation</a> on page 29</li> <li>– <a href="#">Creating the FPGA Hardware Configuration File of an OpenCL Kernel</a> on page 31</li> </ul> </li> </ul> |
|               |            | <i>continued...</i>  |

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

\*Other names and brands may be claimed as the property of others.

**ISO  
9001:2008  
Registered**



| Date                | Version    | Changes  |
|---------------------|------------|--|
|                     |            | <ul style="list-style-type: none"> <li>• Implemented single dash and <code>-option=&lt;value&gt;</code> conventions in the following topics: <ul style="list-style-type: none"> <li>— <a href="#">Overview of the Intel FPGA SDK for OpenCL Setup Process</a> on page 6</li> <li>— <a href="#">Creating the FPGA Hardware Configuration File of an OpenCL Kernel</a> on page 17</li> <li>— <a href="#">Compiling a Kernel for Emulation</a> on page 15</li> </ul> </li> <li>• Removed references to <code>AOCL_BOARD_PACKAGE_ROOT</code> throughout the guide since it is deprecated.</li> <li>• Updated instances of <code>aocl install</code> to <code>aocl install &lt;path_to_customplatform&gt;</code>.</li> <li>• Updated instances of <code>aocl uninstall</code> to <code>aocl uninstall &lt;path_to_customplatform&gt;</code>.</li> <li>• In <a href="#">Overview of the Intel FPGA SDK for OpenCL Setup Process</a> on page 6, added a note after the Installation Process Overview diagram about possible errors after implementing <code>aocl diagnose</code>.</li> <li>• In <a href="#">Updating the Hardware Image on the FPGA</a> on page 19, added a note and related links to <a href="#">Configuring the Intel Arria 10 GX FPGA Development Kit for the Intel FPGA SDK for OpenCL</a> application note.</li> </ul> |
| May 2017            | 2017.05.05 | <ul style="list-style-type: none"> <li>• Rebranded the Altera Client Driver (ACD) to the FPGA Client Driver (FCD).</li> <li>• Updated the download instructions in <a href="#">Downloading the Intel FPGA SDK for OpenCL</a> for Windows and Linux.</li> <li>• Added reminders that folder names where you uncompress downloaded OpenCL design examples must not contain spaces.</li> </ul>  |
| October 2016        | 2016.10.31 | <ul style="list-style-type: none"> <li>• Rebranded the Altera SDK for OpenCL to Intel FPGA SDK for OpenCL.</li> <li>• Rebranded the Altera Offline Compiler to Intel FPGA SDK for OpenCL Offline Compiler.</li> <li>• In <a href="#">Installing an FPGA Board</a> for Windows and Linux, provided the following updates: <ul style="list-style-type: none"> <li>— Noted that the SDK supports multi-Custom Platform installation. To use the SDK utilities on each board in a multi-Custom Platform installation, the <code>AOCL_BOARD_PACKAGE_ROOT</code> environment variable setting must correspond to the Custom Platform subdirectory of the associated board.</li> <li>— Noted that in a multi-Custom Platform system, the host program should use ACD to discover the boards instead of directly linking to the MMD libraries.</li> </ul> </li> <li>• In <a href="#">Building the Host Application</a> for Windows, outlined the prerequisite tasks for setting up ACD and ICD for use with Microsoft Visual Studio 2015 prior to building the host application.</li> </ul>  |
| May 2016            | 2016.05.02 | <ul style="list-style-type: none"> <li>• Replaced the lists of supported Windows and Linux versions to a link to the Operating System Support page on the Altera website.</li> <li>• Added the <code>%ALTERAOCLSDKROOT%\windows64\bin</code> setting to the list of Windows environment variables.</li> <li>• Corrected the Windows instructions for setting the <code>CL_CONTEXT_EMULATOR_DEVICE_ALTERA</code> variable for emulating multiple devices.</li> </ul>  |
| November 2015       | 2015.11.02 | <ul style="list-style-type: none"> <li>• Changed instances of <i>Quartus II</i> to <i>Quartus Prime</i>.</li> <li>• Added Windows 8.1 to supported Windows versions.</li> <li>• Modified download and installation instructions for the tar file that includes the AOCL, Quartus Prime software, and device support.</li> <li>• Deprecated and removed AOCL-only installation instructions because they are invalid for the current version.</li> <li>• Added instructions to verify host runtime functionality by emulating the <code>hello_world</code> example design.</li> <li>• Modified the figure <i>FPGA Programming Overview</i> to include emulation in the programming flow.</li> <li>• Updated uninstallation instructions.</li> </ul>   |
| <b>continued...</b> |            |  |



| Date          | Version | Changes   |
|---------------|---------|---|
| May 2015      | 15.0.0  | <ul style="list-style-type: none"> <li>Reorganized instructions into the following sections:               <ul style="list-style-type: none"> <li>Getting Started with the AOCL on Windows</li> <li>Getting Started with the AOCL on Linux</li> </ul> </li> </ul>   |
| December 2014 | 14.1.0  | <ul style="list-style-type: none"> <li>Reorganized information flow.</li> <li>Updated Red Hat Enterprise Linux (RHEL) version support.</li> <li>Included the <i>Contents of the AOCL</i> section.</li> <li>Updated licensing instructions for the new Altera Software Development Kit (SDK) for OpenCL (AOCL) single license.</li> <li>Updated board uninstallation instructions to include the <code>aocl uninstall</code> utility command.</li> <li>Included information on the <code>init_openc1</code> script for setting environment variables.</li> <li>Grouped software and board uninstallation instructions under <i>Uninstalling the Software and the FPGA Board</i>.</li> </ul>  |
| June 2014     | 14.0.0  | <ul style="list-style-type: none"> <li>Updated the <i>Prerequisites</i> section.</li> <li>Updated the figure <i>AOCL Installation Process Overview</i>.</li> <li>Updated software download instructions.</li> <li>Updated AOCL installation and uninstallation instructions for Windows.</li> <li>For Linux systems:               <ul style="list-style-type: none"> <li>Added the sections <i>Installing the AOCL on Linux Using RPM</i> and <i>Uninstalling the AOCL on Linux Using RPM</i>.</li> <li>Updated the section <i>Installing the AOCL on Linux Using the GUI Installer</i>.</li> </ul> </li> <li>Added the section <i>Licensing the Software</i>.</li> <li>Updated the section <i>Installing an FPGA Board</i> with updated instructions on querying your devices and running diagnostic tests.</li> <li>Updated the section <i>Creating the FPGA Hardware Configuration File of an OpenCL Kernel</i>:               <ul style="list-style-type: none"> <li>Updated path that you have to set for <code>AOCL_BOARD_PACKAGE_ROOT</code>.</li> <li>Updated example AOC output for compiling <code>hello_world.cl</code> with the <code>-v</code> option.</li> <li>Updated AOC output.</li> </ul> </li> <li>Added the section <i>Identifying the Device Name of Your FPGA Board</i>.</li> <li>Modified instructions for building and running the host application with updated <code>hello_world</code> directory and file names.</li> <li>Added the section <i>Uninstalling an FPGA Board</i>.</li> </ul> |
| December 2013 | 13.1.1  | <ul style="list-style-type: none"> <li>Updated the <i>Prerequisites</i> section to include a reminder to install Linux kernel source, headers, and GCC.</li> </ul>  |
| November 2013 | 13.1.0  | <ul style="list-style-type: none"> <li>Reorganized information flow.</li> <li>Updated the <i>Prerequisites</i> section.</li> <li>Updated board installation instructions.</li> <li>Updated software download instructions.</li> <li>Inserted the section <i>Installing the AOCL and the Quartus II Software Together</i>.</li> <li>Updated software installation and uninstallation instructions.</li> <li>Inserted the following figures:               <ul style="list-style-type: none"> <li><i>AOCL Installation Process Overview</i></li> <li><i>FPGA Programming Overview</i></li> </ul> </li> <li>Removed the <i>Licensing</i> section.</li> <li>Removed all board-specific installation and configuration instructions.</li> <li>Changed example OpenCL application used to demonstrate kernel configuration and FPGA programming from <code>moving_average</code> to <code>hello_world</code>.</li> <li>Inserted the section <i>Updating the Hardware Image on the FPGA</i>, which contained the updated flash programming instructions.</li> </ul>  |

**continued...**





| Date          | Version    | Changes   |
|---------------|------------|---|
|               |            | <ul style="list-style-type: none"> <li>Removed the section <i>Installing the USB-Blaster Driver on Windows</i>.</li> <li>Updated output from successful execution of <code>hello_world</code> kernel on FPGA for Windows and Linux systems.</li> <li>Removed the figure <i>Contents of the Moving Average Example</i>.</li> <li>Removed the figure <i>Opening host.sln in Visual Studio</i>.</li> </ul>   |
| June 2013     | 13.0 SP1.0 | <ul style="list-style-type: none"> <li>Updated requisite Quartus II and AOCL software versions from 13.0 to 13.0 SP1.</li> <li>Inserted the figure <i>A Correct Windows Device Manager After Complete Board Driver Installation for a BittWare Board</i>.</li> <li>Updated the vendor and device IDs in the <i>Verifying the Functionality of the BittWare Board</i> section for Windows.</li> <li>Updated the AOCL installation instructions for Linux systems that do not contain a <code>.cshrc</code> or a <code>.bashrc</code> file in the directory.</li> <li>Updated path to the AOCL design examples.</li> <li>Updated the figure <i>Contents of the Moving Average Example</i>.</li> <li>Updated flash programming instructions.</li> </ul>  |
| May 2013      | 13.0.1     | <ul style="list-style-type: none"> <li>Renamed the <code>OpenCL_SDK</code> folder or directory to <code>AOCL</code>.</li> <li>Inserted warning about the AOCL installation dependency on <code>.cshrc</code> and <code>.bashrc</code> files for Linux systems.</li> <li>Included reminder to BittWare board users about installing the BittWare development software.</li> <li>Inserted warning about potential Jungo WinDriver installation failure for systems running on Windows 7. Included reinstallation instructions.</li> <li>Inserted warnings about error messages displayed for <code>aocl</code> commands that have not been implemented for the BittWare FPGA board.</li> <li>Inserted caution message about setting the environment variable <code>AOCL_BOARD_PACKAGE_ROOT</code>.</li> <li>Updated board driver installation procedures for Windows and Linux systems.</li> <li>Modified the path to the default location of the AOCL for Windows and Linux systems.</li> <li>Modified the path name added to the <code>PATH</code> environment variable when installing the AOCL on Linux systems. The path name should be <code>\$QUARTUS_ROOTDIR/bin</code> instead of <code>\$QUARTUS_ROOTDIR/bin64</code>.</li> </ul> |
| May 2013      | 13.0.0     | <ul style="list-style-type: none"> <li>Updated installation and compilation procedures.</li> <li>Incorporated licensing procedure.</li> <li>Updated flash programming procedure and moved it to Appendix A.</li> <li>Updated links to software and documentation download pages.</li> </ul>   |
| November 2012 | 12.1.0     | Initial release.  |