The Intel® SoC FPGA Embedded Development Suite (SoC EDS) is a comprehensive tool suite for embedded software development on Intel SoC FPGAs. It comprises development tools, utility programs, and design examples to jump-start firmware and application software development.

The SoC EDS also enables you to:

  • Leverage the power of ARM* Development Studio 5* (DS-5*) Intel SoC FPGA Edition to code, build, debug, and optimize your application
  • Expedite SoC FPGA embedded systems development with utility programs and run-time software
  • Jump start development with bare-metal and Linux* application examples

Intel SoC FPGA EDS is now available in Standard and Pro Editions. Both Standard and Pro Editions are available with a Free and a Paid license for ARM DS-5 Intel SoC FPGA Edition toolkit.

SoC EDS Standard - SoC EDS Standard includes extensive support for 28 nm SoC FPGA device families (Cylone® V SoC and Arria® V SoC).

SoC EDS Pro - SoC EDS Pro is optimized to support the advanced features in the next-generation SoC FPGA device families (Intel Arria 10 SoC and Intel Stratrix® 10 SoC).

*Arria 10 SoC is supported by both Standard and Pro Edition software but Arria 10 SoC customers are encouraged to use the Pro Edition software to leverage device-specific optimizations.

Compare SoC EDS Standard and Pro Editions

 

Intel® SoC FPGA Embedded Development Suite


 ARM Development Studio 5 for Intel SoC FPGAs Hardware Libraries Configuration Tools Examples

Powerful Eclipse IDE based on ARM DS-5 is power packed with features. Code, build, debug, and optimize in one IDE!

 

Learn More >>

Easy access to low-level hardware for configuration and control.

 

 

Intel FPGA-specific SoC configuration tools to improve productivity.

 

Learn More >>

Golden Hardware Reference Design (GHRD) for SoC FPGA development kits.  U-Boot, Linux, and bare metal reference examples to jump start your development.

What's New in SoC EDS v17.0

SoC EDS Standard Edition Toolchains
  • Baremetal GCC compiler tools version 5.2
  • Linux GCC compiler version 4.8
  • ARM compiler 5 version 5.06u3
  • ARM DS-5 Intel SoC FPGA Edition version 5.25
    • Support for Aarch64 Linux application debug
    • Cross triggering support with AMP debug
  • Linux Device Tree Generator (DTG)
    • Linux 4.1 LTSI Kernel
  • The Golden Hardware Reference Design (GHRD) / Golden System Reference Design (GSRD)
    • Arria 10 Partial Reconfiguration reference design
    • Arria 10 NAND reference design
    • Angstrom v2015.12 upgrade for SoC reference designs
    • Kernel 4.1.22-LTSI upgrade for SoC reference designs

SoC EDS Pro Edition Toolchains

  • Includes Stratix 10 A53 Compiler (64 bit support)
  • Baremetal GCC compiler tools version 6.2.0
  • Linux GCC compiler version 4.8
  • ARM compiler 6 version 6.5
  • ARM compiler 5 version 5.06u4
  • ARM DS-5 Intel SoC FPGA Edition version 5.26.2
    • Baremetal cheat sheets added
    • Support for Aarch64 Linux application debug
    • Cross triggering support with AMP debug
  • Linux Device Tree Generator (DTG)
    • Support added for TSE SGMII PCS
  • The Golden Hardware Reference Design (GHRD) / Golden System Reference Design (GSRD)
    • Arria 10 DisplayPort GHRD - Resolution updated from 640x480 to 1280x720
    • Kernel 4.1.33-LTSI upgrade for SoC reference designs

FPGA-Adaptive Debug

FPGA-adaptive debug, a powerful feature that gives a system-wide view of the SoC. This feature allows you to:

  • Cross-trigger between the HPS and the FPGA boundary with ease
  • Correlate FPGA and HPS events with high-resolution timestamps
  • Begin quick debugging with the low-cost Intel FPGA Download Cable II

 

Learn More >>

Survey

Survey