Altera's complete memory interface design solutions address today's high-speed memory interface challenges. Specifically, Altera provides solutions for a host of mainstream SDRAM and SRAM memory protocols, as well as serial memory technologies such as Hybrid Memory Cube (HMC) and Bandwidth Engine.  Altera's memory interface solutions include our high-performance memory controller options, memory PHY options, and multi-port front-end options. These solutions support error correction codes (ECC).

Altera's Arria® 10 FPGAs and SoCs provide the highest performance of memory interfaces with a new innovative hardened memory controller. This hard memory controller offers several advantages over soft memory controller options, and some of the benefits include:

  • Enables shorter engineering cycles and faster time to market since timing is pre-closed in the hardened logic
  • Saves user logic resources
  • Achieves higher performance in terms of fMAX, efficiency, and latency 
  • Allows for a lower power memory interface solution  

Arria V and Cyclone® V devices also support hard memory interfaces. Typical expected performance and utilization figures for these hard controllers and PHYs are provided in the External Memory Interface Handbook.

Altera's solutions are provided as either advanced device architectures, customizable MegaCore® functions in the Quartus® Prime design software, dynamically generated design examples, demonstration boards, and/or simulation models. All of which are accompanied by a rich set of technical documentation.

The Board Skew Parameter Tool (XLS) enables easy and precise board skew parameter calculations while saving crucial design time.