10GBASE-R PHY MegaCore® Function

From Intel (formerly Altera)

Intel® FPGA 10GBaseR PHY MegaCore® function is a simple interface to connect directly to any XFP or SFP+ optical module or to any external device with XFI and SFI interfaces.  The PHY intellectual property (IP) core can be used with either Intel FGPA 10G Ethernet MAC MegaCore intellectual property (IP) or with a customer-developed Ethernet media access control (MAC) via a standard XGMII interface running at 156.25 Mbps.

  • PHY consisting of 10GBASE-R PCS and 10.3125-Gbps physical medium attachment (PMA), and PHY management functions
  • Direct interface with Intel FPGA 10GbE MAC for a complete single-chip solution
  • PHY integrated into hard silicon in Arria® 10, Stratix® V, and Arria V GZ FPGAs with 10.3125 Gbps serial transceivers; also soft 10GBASE-R PCS available in Stratix IV GT and Arria V (GT and ST) FPGAs.
  • Direct 10.3125 Gbps serial connection for chip-to-chip, chip-to-optical module, chip-to-PHY device, and backplane applications
  • Dynamic partial reconfigurable I/O (DPRIO) support in serial transceivers to adapt to various 10GBASE-R channel characteristics and devices in systems during operation
  • Implementing the Ethernet standard 10GBASE-R PHY functions: 64b/66b encoding or decoding, scrambling/descrambling, receiver rate matching for clock frequency compensation, 66b/16b gear-boxing, and data serialization or deserialization to and from 10.3125 Gbps line
  • Receiver-link fault status detection
  • Local serial loop-back from transmitter to receiver at serial transceiver for testing
  • IEEE 1588 v2 option for high precision and accuracy time stamping
  • High-performance internal system interfaces
  • IEEE 802.3 10GbE standard compliant, clauses 46, 49, and 51
  • Passed University of New Hampshire Interoperability Lab (UNH-IOL) 10 Gbps Ethernet MAC and PCS validation tests 


Year IP was first released


Latest version of Quartus® software supported





Customer deliverables include the following:

  • Design file (encrypted source code or post-synthesis netlist)
  • Simulation model for ModelSim*- Intel FPGA Edition
  • Timing and/or layout constraints
  • Documentation with revision control
  • Readme file


Any additional customer deliverables provided with IP


Parameterization GUI allowing end user to configure IP


IP core is enabled for OpenCore Plus Support


Source language


Testbench language


Software drivers provided


Driver OS Support



User interface

XGMII Single Data Rate / GMII / 16 Bits GMII  (Data Path), Avalon-MM (Management)

IP-XACT metadata



Simulators supported

Mentor Graphics*, Synopsys*, Cadence

Hardware validated

Arria 10

Industry standard compliance testing performed


If Yes, which test(s)?

46, 49 and 51

If Yes, on which Intel FPGA device(s)?


If Yes, date performed


If No, is it planned?



IP has undergone interoperability testing


If yes, on which Intel FPGA device(s)


Interoperability reports available


  • Complete 10GbE 10GBASE-R PHY solution available to start your design quickly
    • Register transfer level (RTL) and post-fit functional simulation for Intel FPGA-supported Verilog HDL and VHDL simulators
    • 10GbE MAC and 10GBASE-R PHY verification testbench and design example
    • Development boards
  • Configuration and generation via GUI-based parameter editor

For technical support on this IP core, please visit mySupport online issue tracking system. You can also search for related topics on this function in the Knowledge Base.