A429-RxTx: Multichannel ARINC 429 Receiver/Transmitter

Block Diagram

Solution Type: IP Core

End Market: Military

Evaluation Method: OpenCore Plus

Technology: Interface Protocols: Serial

Arria Series: Arria 10, Arria V, Arria 10 SoC, Arria V SoC

Cyclone Series: Cyclone IV, Cyclone V, Cyclone V SoC

Stratix Series: Stratix IV, Stratix V


The A429-RxTx IP core is a multichannel transmitter (Tx) and receiver (Rx) compliant to the ARINC 429 standard. Developed according to DO-254 ED-80 guidelines and field-proven in many civilian and military avionics systems, the core is highly reliable and ready for aviation applications. The core is designed to enable independent control of multiple Rx and Tx channels with minimum overhead for the host processor. The number of Rx and Tx channels is configurable at synthesis time. Frames are stored in 32-bit wide FIFOs of synthesis-time configurable depth. The core provides access to the FIFOs and to its status and control registers via a generic 32-bit wide interface. The data-rate and parity mode for each channel can be independently set, and receiving channels can be programmed to filter data based on the label and/or the SDI fields of the incoming frames. The core reports status and errors via its status registers, but also via a rich set of maskable interrupts.


    Device Utilization and Performance

    The A429-RxTx core can be mapped to any Intel FPGA device (provided sufficient silicon resources are available) and optimized to suit the particular project’s requirements. The core occupies approximately 2,000 ALMs for each Rx and Tx pair. Please contact CAST to discuss resource utilization and performance for your application and target device.

    Getting Started

    Contact CAST at info@cast-inc.com to arrange for a core evaluation

    IP Quality Metrics

    Year IP was first released2008
    Latest version of Quartus supported16.1
    Altera Customer Use
    IP has been successfully implemented in production with at least one customerY

    Customer deliverables include the following:

    • Design file (encrypted source code or post-synthesis netlist)
    • Simulation model for ModelSim Altera edition
    • Timing and/or layout constraints
    • Testbench or design example
    • Documentation with revision control
    • Readme file
    Parameterization GUI allowing end user to configure IPN
    IP core is enabled for OpenCore Plus SupportY
    Source language
    Testbench languageVHDL
    Software drivers providedN
    Driver OS supportN/A
    User InterfaceOther: Generic 32-bit
    IP-XACT Metadata includedN
    Simulators supportedModelsim, Questa, NCSIM
    Hardware validated Y. Altera Board Name Cyclone IV
    Industry standard compliance testing performed
    If No, is it planned?N
    IP has undergone interoperability testing
    Interoperability reports available  N

    Design Solutions Network Members provide products and/or services that are sold or licensed by the Member and not Altera or its affiliates. Altera and its affiliates hereby disclaim any express or implied warranty of any kind including warranties of merchantability, noninfringement of intellectual property, or fitness for any particular purpose with respect to any such products and/or services.