10G UDP/IP + MAC Ethernet IP Cores

Block Diagram

Solution Type: IP Core

End Market: Automotive, Broadcast, Computer & Storage, Consumer, Industrial, Medical, Military, Test & Measurement, Wireless, Wireline

Evaluation Method: OpenCore Plus

Technology: Interface Protocols: Ethernet

Arria Series: Arria 10, Arria V, Arria 10 SoC, Arria V SoC

Cyclone Series: Cyclone IV, Cyclone V, Cyclone V SoC

Stratix Series: Stratix IV, Stratix V

Segments: 

Supported Device Family: 

Solution Type: 

Overview

nxUDP Standard Edition, 10G UDP/IP + MAC IP Core for FPGAs The world’s most reliable and mature full hardware UDP/IP and MAC IP Cores. Bring the best-in-class network connectivity to your hardware code and algorithms with Enyx rock-solid and acclaimed Ethernet IP Cores. Minimize time-to-market with our full RTL implementation and support. Stay always at the forefront of technology with our frequent updates with the latest improvements and optimizations.

Features

  • 10G Ethernet connectivity. Maximum bandwidth delivered with low latency.
  • Full RTL Layers 2, 3 and 4, which include Enyx proprietary full-hardware UDP/IP, ARP, ICMP, IGMP and MAC implementations.
  • Easy to use standardized Avalon and AXI-4 interfaces.
  • Each connection can be configured dynamically in server or client mode.
  • Support for Unicast and Multicast transmit/receive

Device Utilization and Performance

Please refer to http://www.enyx.com/nxudp-standard-edition/

Getting Started

Free 30-day evaluation and full documentation available. Request them at contact@enyx.com

IP Quality Metrics

Basic
Year IP was first released2011
Latest version of Quartus supported15.1
Altera Customer Use
IP has been successfully implemented in production with at least one customerY
Deliverables

Customer deliverables include the following:

  • Design file (encrypted source code or post-synthesis netlist)
  • Simulation model for ModelSim Altera edition
  • Timing and/or layout constraints
  • Testbench or design example
  • Documentation with revision control
  • Readme file
Y
Any additional customer deliverables provided with IP
Getting Started Guide
Parameterization GUI allowing end user to configure IPN
IP core is enabled for OpenCore Plus SupportY
Source language
Verilog; VHDL
Testbench languageVerilog; VHDL
Software drivers providedY
Driver OS supportOS-independent and Linux
Implementation
User InterfaceAXI; Avalon-MM; Other: Avalon-ST
IP-XACT Metadata includedN
Verification
Simulators supportedModelSim, Aldec
Hardware validated Y. Altera Board Name Altera Stratix V GX FPGA Dev. Kit, BittWare S5-PCIe-HQ, ReFLEX CES Stratix 5 and Arria 10 boards
Industry standard compliance testing performed
N
If No, is it planned?Y
Interoperability
IP has undergone interoperability testing
Y
Interoperability reports available  Y

Design Solutions Network Members provide products and/or services that are sold or licensed by the Member and not Altera or its affiliates. Altera and its affiliates hereby disclaim any express or implied warranty of any kind including warranties of merchantability, noninfringement of intellectual property, or fitness for any particular purpose with respect to any such products and/or services.