The GigaChip� Interface is a reliable serial chip-to-chip transport protocol that operates over Optical Internetworking Forum (OIF) standard CEI SerDes and achieves 90% efficiency. The protocol, called the GigaChip Interface (GCI), can be scaled to 1, 2, 4 or 8 SerDes lanes as well as multiples of 8s. It targets computational and memory solutions with serial interfaces for networking equipment such as MoSys� Bandwidth Engine� family of ICs and MoSys Programmable Search Engine (PSE). Operating on existing devices with 16 lanes at 15 Gbps, GCI provides enough bandwidth to support 4.5B read/write transactions and sufficient bandwidth to buffer full duplex 200GE. Doubling the pins or doubling the line rate (30Gbps) achieves full duplex 400GE.
The GigaChip Interface (GCI) uses a fixed-size 80-bit frame, consisting of 72-bit payload, 6 bits of CRC and 2 control bits, providing 90% transport efficiency. Each lane is scrambled with a pseudo-random bit sequence, providing sufficient transition density and DC balance for reliable, high-speed serial communications without the overhead of 8b/10b encoding. Commands are defined as 36-bit half words and sent to the device in pairs within the 72-bit payload.
The GigaChip Interface (GCI) was specifically designed for its intended applications. Parallel memory interfaces provide high bandwidth and low latency, but their large numbers of signals consume package balls and board routing resources, and their very tight routing restrictions constrain board layout. Serial interfaces like Interlaken provide low ball count and flexible board layout, but they have high protocol overhead and high latency because they can support long routing distances, variable length packets, multiple logical channels, multiple priority levels, routing to multiple destinations, and multiple message types. Also, they provide error detection but no automatic recovery from errors. GCI is a serial interface that leaves out features that are not needed for point-to-point communication of fixed-size frames over short distances. Therefore, it achieves very low latency, high bandwidth, and high utilization (90% efficiency) for small frames while maintaining high reliability.
IP Quality Metrics
|Year IP was first released||2010|
|Latest version of Quartus supported||15.1|
|Altera Customer Use|
|IP has been successfully implemented in production with at least one customer||Y|
Customer deliverables include the following:
|Any additional customer deliverables provided with IP||GigaChip Interface Specification, RTL code, license agreement|
|Parameterization GUI allowing end user to configure IP||Y|
|IP core is enabled for OpenCore Plus Support||Y|
|Software drivers provided||Y|
|Driver OS support||Linux, Windows|
|IP-XACT Metadata included||N|
|Simulators supported||Synopsys VCS, Mentor Graphics ModelSim, Cadence NC Verilog|
|Hardware validated||Y. Altera Board Name Stratix IV, Stratix V, Arria 10|
|Industry standard compliance testing performed||Y|
|If yes, which test(s)?||HTOL,ESD,HAST,HTSL,Latchu|
|If yes, on which Altera device(s)?||Arria 10 for GCI testing|
|If Yes, date performed||04/01/2016|
|IP has undergone interoperability testing||Y|
|Interoperability reports available||Y|
Design Solutions Network Members provide products and/or services that are sold or licensed by the Member and not Altera or its affiliates. Altera and its affiliates hereby disclaim any express or implied warranty of any kind including warranties of merchantability, noninfringement of intellectual property, or fitness for any particular purpose with respect to any such products and/or services.