MPEG-2 Encoder IP Core

Block Diagram

Solution Type: IP Core

End Market: Automotive, Broadcast, Computer & Storage, Consumer, Industrial, Medical, Military, Test & Measurement, Wireless, Wireline

Evaluation Method: Source Code

Technology: DSP: Video and Image Processing

Arria Series: Arria 10, Arria V, Arria 10 SoC, Arria V SoC

Cyclone Series: Cyclone V, Cyclone V SoC

Stratix Series: Stratix IV, Stratix V


Supported Device Family: 

Solution Type: 


SOC provides a high-performance MPEG2 encoder IP core that supports all Intel (Altera) FPGA families that have sufficient logic resources. Key features of the SOC MPEG2 encoder IP core include: •\t Zero latency (0.25ms) •\t Small silicon footprint (less than 60kAMLs) •\t Slim version available at less than 30kALMs •\t Low Power (less than 1w, for HD resolution) •\t High reliability (All hardware engine) •\t High-video quality •\t Supports HD and 4k •\t User controllable API •\t Video transmission (UDP/IP + Ethernet) cores available SOC also supplies all-in-one MPEG2 encoder modules, which are System-on-Module (SoM) cards based on the SOC codec IP cores and Intel FPGAs. The modules can be connected to user devices/PCBs using standard SODIMM connectors. The SOC codec chipsets (SOC-McodecTM) are AISC chips based on the SOC IP cores and Intel FPGAs. Standard MPEG2 encoder chipsets for different specifications are available. SOC also offers Evaluation/product-development


    Device Utilization and Performance

    Device Utilization: Logic Resources: 30-60kALMs Block RAMs: 5Mbits DSPs: 300DSPs Performance: Standard: \t\t \tMPEG2 Video Encoder Profiles: \tHigh, Main, Baseline Output Bit Rates:\t\t1-100Mbps & above Video Resolutions:\t \tHD 1080p upto 240fps, 4k upto 120fps, 8k upto 60fps Chroma Formats: \t\t4:2:2 or 4:2:0 Precision:\t\t \t8 bits or 10 bits Output Format:\t\tMPEG2 Elementary, or Transport Stream Video Input Format:\t \tYUV or RGB Audio Support: \t\tAAC or MPEG-2 Layer-II Latency:\t \t \t0.25ms Power Consumption: \t800mw-2w (Core only) Target FPGAs:\t \t\tCyclone V, Cyclone 10, Arria V, Arria 10, Stratix IV, Stratix V

    Getting Started

    SOC supplies plug-and-play evaluation kits for the MPEG2 encoder IP core (as well as for the encoder modules and chipsets). The product code for HD resolution encoder evaluation kit is: FMC-MCM-1000-MPEG2-HD-EC SOC web page: E-mail:

    IP Quality Metrics

    Year IP was first released2000
    Latest version of Quartus supported17.0
    Altera Customer Use
    IP has been successfully implemented in production with at least one customerY

    Customer deliverables include the following:

    • Design file (encrypted source code or post-synthesis netlist)
    • Simulation model for ModelSim Altera edition
    • Timing and/or layout constraints
    • Testbench or design example
    • Documentation with revision control
    • Readme file
    Any additional customer deliverables provided with IP
    PCB Reference Designs
    Parameterization GUI allowing end user to configure IPY
    IP core is enabled for OpenCore Plus SupportY
    Source language
    Testbench languageVHDL
    Software drivers providedY
    Driver OS supportLinux
    User InterfaceAXI; Avalon-MM
    IP-XACT Metadata includedY
    Simulators supportedModelsim
    Hardware validated Y. Altera Board Name Cyclone 10, Arria V, Arria 10, Stratix IV, Stratix V
    Industry standard compliance testing performed
    If yes, which test(s)?MPEG Compliance
    If yes, on which Altera device(s)?Cyclone V
    If Yes, date performed
    IP has undergone interoperability testing
    Interoperability reports available  Y

    Design Solutions Network Members provide products and/or services that are sold or licensed by the Member and not Altera or its affiliates. Altera and its affiliates hereby disclaim any express or implied warranty of any kind including warranties of merchantability, noninfringement of intellectual property, or fitness for any particular purpose with respect to any such products and/or services.