DE4 Stratix IV Development Board

From Terasic Inc.

Board Image

Block Diagram

Board Category: Development Kit

Components & Interface: Expansion: HSMC; Industry Standard: Ethernet, PCIE Edge, RS232, USB Device

End Market: Broadcast, Computer & Storage, Industrial, Medical, Military, Test & Measurement, Wireline

Technology: Interface Protocols

Board Feature: General User IO: 7 Segment Display, Dip Rocker Switch, LED, Push Button, Slider Switch

Stratix Series: Stratix IV: Stratix IV GX

Overview

The DE4 Development Board provides the ideal hardware platform for system designs that demand high-performance, serial connectivity, and advanced memory interfacing. Developed specifically to address the rapidly evolving requirements in many end markets for greater bandwidth, improved jitter performance, and lower power consumption. The DE4 is powered by the Stratix® IV GX device and supported by industry-standard peripherals, connectors and interfaces that offer a rich set of features that is suitable for a wide range of compute-intensive applications. The evaluation of transceiver performance for jitter, protocol compliance, and equalization on the DE4, exceeded the Stratix IV GX performance standard with transceivers operating at 10 Gbps on SATA and HSMC interfaces! The advantages of the Stratix® IV GX FPGA platform with embedded transceivers has allowed the DE4 to fully compliant with version 2.0 of the PCI Express standard in addition to serial ATA (SATA) interfaces making it possible to leverage the integration option for storage applications. The DE4 delivers fully tested and supported connectivity targeted reference design that integrates built-in blocks for PCI Express, SATA transceivers, and Gigabit Ethernet protocol. Situated on the DE4 also includes two DDR2 SO-DIMM socket supporting maximum capacity of 8-Gbyte of volatile memory for user applications which are capable running at 400 MHz clock rate. The DE4 is supported by multiple targeted reference designs and two High-Speed Mezzanine Card (HSMC) connectors that allow scaling and customization with mezzanine daughter cards. For large-scale ASIC prototype development, it can be established by a cable connecting to multiple DE4/FPGA boards through the HSMC connectors.

Order Information

Ordering Code
Pricing
Buy
P0054$2560Buy Now

Development Kit Hardware Contents

  • On-board USB Blaster; JTAG and Fast Passive Parallel (FPP) configuration

Development Kit Software Contents

  • DE4 System Builder- create a Quartus II project with top-level design file, pin assignments, and I/O standard settings automatically.

Support Document

File Name
Description
Version
doc-us-dsnbk-42-1204302203-de4-user-manual-2015-01.pdfDE4 User Manual1.0

Board Quality Metrics

Basic
Latest version of Quartus supported 13.0
Required Collateral Available
User Guide Y
Board Schematics Y
Reliability / Quality Assurance

Defects per Million Opportunities (DPMO)

1970
Parts per Million (PPM)
7500
Board Policy
Return Material Authorization (RMA) Policy If you want to make a return, please write an email to us within 7 days after you’ve received the product. The product must be unopened. (If the package is damaged upon receipt, please take photos and inform us immediately.) For more details, please visit: RMA.Terasic.com
Compliance
RoHS Compliant Y
CE Compliant N. N/A
Conflict Mineral Policy Compliant
Y
Test Plan Summary

Reference Designs from System CD for customers to access all the peripherals on board.

Additional Compliance
ISO 9000 & 9001

Design Solutions Network Members provide products and/or services that are sold or licensed by the Member and not Altera or its affiliates. Altera and its affiliates hereby disclaim any express or implied warranty of any kind including warranties of merchantability, noninfringement of intellectual property, or fitness for any particular purpose with respect to any such products and/or services.