Gzip is a widely used compression and decompression method. This example designs present a compression implementation using Intel FPGA's SDK for OpenCL that demonstrates:
- Highly competitive performance against CPU, RTL and ASIC implementations: 2.84 GB/s
- Significant productivity boost compared to RTL or ASIC implementations: OpenCL implementation completed in one month
Details about the implementation and results can be found in the paper Gzip on a Chip: High Performance Lossless Data Compression on FPGAs using OpenCL, which was presented as part of the International Workshop on OpenCL 2014.
To access the example design, please contact your local representative.
Figure 1 Performance Comparison
Design Examples Disclaimer
These design examples may only be used within Altera Corporation devices and remain the property of Altera. They are being provided on an “as-is” basis and as an accommodation; therefore, all warranties, representations, or guarantees of any kind (whether express, implied, or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed. Altera expressly does not recommend, suggest, or require that these examples be used in combination with any other product not provided by Altera.