IEEE 1149.6 BSDL Files

Table 1 lists the IEEE Standard 1149.6-compliant boundary-scan description language (BSDL) files by Intel® FPGA device family. Intel FPGA device family supports IEEE std 1149.6 with the exception that SAMPLE instruction which is not supported for all HSSI pins. You can use these BSDL files for pre-configuration boundary-scan test (BST). For post-configuration, please use the Quartus® software to generate a post-configuration BSDL file. For the steps to generate BSDL files using the Quartus software, please refer to BSDL Files Generation in QII (DOC). You can use the BSDL file regardless of the device speed grade or temperature.

Table 1. IEEE 1149.6-Compliant BSDL Files

Device Type Device Family Part Number Prefix
FPGAs Stratix® 10 1S
Cyclone® 10 GX 10CX
Arria® 10 10A
Stratix® V 5S
Cyclone® IV EP4C
Arria® V GZ 5AGZ
Arria II GX EP2AGX

If you have any questions or concerns about the content of these files, visit the mySupport page.