Critical Issue
Description
When the 10GBASE-R IP is instantiated within the VHDL generate block, the SDC provided by the IP is invalid. This issue affects all VHDL designs that instantiate the IP within the VHDL generate block.
Resolution
None
This issue will be fixed in a future version of the Quartus® Prime Standard Edition software.