Article ID: 000077804 Content Type: Troubleshooting Last Reviewed: 01/11/2016

Why can't I constrain the timing path for the HPS SPI peripheral interface when routed to the FPGA fabric?

Environment

  • Intel® Quartus® Prime Pro Edition
    • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description Due to a problem in the Quartus® II software version 15.0, no timing paths are available to constrain the, Altera Arria® 5 and Cyclone® V SoC  SPI interface when routed to the FPGA.
    Resolution This issue is fixed in the Quartus II software from version 15.1.1.

    Related Products

    This article applies to 1 products

    Intel® Programmable Devices

    Need more help?

    Contact support

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.