Article ID: 000074346 Content Type: Troubleshooting Last Reviewed: 03/25/2015

Why does simulation fail for the RapidIO II Megacore when using VHDL?

Environment

  • Quartus® II Subscription Edition
    • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description Due to a problem with the Quartus® II software, simulation will fail for the RapidIO II Megacore when the simulation model is generated using VHDL.
    Resolution

    You must use the Verilog simulation model.

    This problem is scheduled to be fixed in a future version of the Quartus II software.

    Related Products

    This article applies to 1 products

    Intel® Programmable Devices

    Need more help?

    Contact support

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.