Article ID: 000085807 Content Type: Troubleshooting Last Reviewed: 09/11/2012

What bandwidth settings does Altera recommend when cascading PLLs?

Environment

  • PLL
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    When cascading PLLs in Altera® FPGAs, the best practice is to use a low bandwidth setting for the first PLL and a high bandwidth setting for the downstream PLL. 

    The first PLL acts as a jitter filter when configured as low bandwidth and there is very little jitter transferred to the downstream PLL.  Using a high bandwidth setting on the downstream PLL allows it to track jitter from the first PLL.  Ensure there is no overlap of the bandwidth ranges of the two PLLs.  The bandwidth ranges for each PLL parameterization in your design project is shown in the Quartus® II software compilation report.

    Refer to the respective device family handbook to see if PLL cascading is supported as well as PLL Clock Management Features in Altera FPGAs.

     

    Related Products

    This article applies to 14 products

    Intel® Stratix® 10 FPGAs and SoC FPGAs
    Stratix® V FPGAs
    Cyclone® V FPGAs and SoC FPGAs
    Intel® Arria® 10 FPGAs and SoC FPGAs
    Arria® V FPGAs and SoC FPGAs
    Intel® Stratix® 10 SX SoC FPGA
    Intel® Stratix® 10 GX FPGA
    Stratix® V GX FPGA
    Stratix® V GT FPGA
    Stratix® V GS FPGA
    Stratix® V E FPGA
    Cyclone® V SX SoC FPGA
    Cyclone® V ST SoC FPGA
    Cyclone® V SE SoC FPGA