Article ID: 000084898 Content Type: Troubleshooting Last Reviewed: 09/11/2012

Why does the Scatter-Gather DMA (SG-DMA) Controller Core restart unexpectedly?

Environment

FPGA Intellectual Property

Reset

BUILT IN - ARTICLE INTRO SECOND COMPONENT

Critical Issue

Description

The SGDMA will restart if you clear the chain_complete bit without clearing the control run bit first.

The workaround is to clear the control run bit before clearing the chain_complete bit.

Related articles

Does the Scatter-Gather DMA Controller Core FIFO depth setting affect the hardware that is generated?
Why is the Scatter-Gather DMA Controller Core's (SG-DMA) IRQ for descriptor_complete triggered before the descriptor is updated?
Why does the SGDMA sometimes perform destructive writes?
Why does each register of my Scatter-Gather DMA Controller Core slave interface take 256bytes?
Why does the Scatter-Gather DMA Controller Core (SG-DMA) treat all data as big endian?
Why is the next descriptor register of the Scatter-Gather DMA (SG-DMA) Controller Core not updating while the busy status is set?
Why does the Scatter-Gather DMA (SG-DMA) Controller Core stall indefinitely if burst transfers are enabled?
Why do I get corrupt data read results with the Scatter-Gather DMA Controller Core (SG-DMA)?

Description

Need more help?

Contact support

Disclaimer

¹

All postings and use of the content on this site are subject to Intel.com Terms of Use.