Article ID: 000085272 Content Type: Troubleshooting Last Reviewed: 09/11/2012

Can I use the asynchronous clear port (aclr) of Altera device internal memory blocks to clear the internal contents of the memory?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

No, you cannot use the aclr port of Altera® device internal memory blocks to clear the contents of the internal memory.

The aclr port can only be used to clear the contents of the input and output register stages.

Related Products

This article applies to 34 products

Cyclone® V GT FPGA
Cyclone® III FPGAs
Stratix® V GX FPGA
Cyclone® IV GX FPGA
Cyclone® II FPGA
Cyclone® V GX FPGA
Stratix® V GS FPGA
Stratix® II GX FPGA
Stratix® II FPGAs
Arria® V GX FPGA
Stratix® V GT FPGA
Arria® V GT FPGA
Stratix® III FPGAs
Stratix® IV GX FPGA
Arria® II GX FPGA
Arria® II GZ FPGA
Stratix® IV GT FPGA
Cyclone® V E FPGA
Stratix® V E FPGA
Stratix® FPGAs
Stratix® GX FPGA
Arria® GX FPGA
HardCopy™ III ASIC Devices
Cyclone® V SX SoC FPGA
Cyclone® V ST SoC FPGA
HardCopy™ IV GX ASIC Devices
Cyclone® V SE SoC FPGA
Cyclone® IV E FPGA
Arria® V SX SoC FPGA
Arria® V ST SoC FPGA
Cyclone® FPGAs
HardCopy™ IV E ASIC Devices
Cyclone® III LS FPGA
Stratix® IV E FPGA

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.