Article ID: 000077830 Content Type: Troubleshooting Last Reviewed: 04/18/2023

Cyclone® V E FPGA Development Kit User Guide: Known Issues

Environment

  • Quartus® II Software
    • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    Issue 173063: Version 1.1

    In Figure 4–1. Switch Locations and Default Settings, all board labels for SW1 are FPGA_MSEL0.   

    They should be FPGA_MSEL0, FPGA_MSEL1, FPGA_MSEL2 and FPGA_MSEL4 from top to bottom.

     

    Resolution

    This issue is fixed in version 1.2 of the user guide.

    Related Products

    This article applies to 3 products

    Cyclone® V FPGAs and SoC FPGAs
    Cyclone® V E FPGA
    Cyclone® V E Development Kits

    Need more help?

    Contact support

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.