Article ID: 000086051 Content Type: Troubleshooting Last Reviewed: 10/23/2015

What are the required MSEL pin settings on my FPGA device when programming an EPCS or EPCQ configuration device with a JTAG Indirect Configuration (.JIC) file?

Environment

  • MicroBlaster™ Passive Serial Software Driver
    • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    When programming your EPCS or EPCQ configuration device with the .JIC file format, the FPGA devices MSEL settings are required to be set for Active Serial (AS) or Fast Active Serial (AS) configuration scheme. You will see the "Can\'t recognize silicon ID for device <n>" error message if the MSEL settings are incorrectly set.

    Related Products

    This article applies to 28 products

    Cyclone® IV GX FPGA
    Cyclone® III FPGAs
    Arria® GX FPGA
    Cyclone® II FPGA
    Cyclone® IV E FPGA
    Stratix® II FPGAs
    Arria® V GX FPGA
    Cyclone® V GT FPGA
    Cyclone® FPGAs
    Cyclone® V E FPGA
    Cyclone® III LS FPGA
    Arria® V GZ FPGA
    Cyclone® V GX FPGA
    Arria® V GT FPGA
    Stratix® II GX FPGA
    Stratix® III FPGAs
    Intel® Arria® 10 GX FPGA
    Intel® Arria® 10 SX SoC FPGA
    Intel® Arria® 10 GT FPGA
    Arria® V ST SoC FPGA
    Arria® V SX SoC FPGA
    Cyclone® V SE SoC FPGA
    Cyclone® V ST SoC FPGA
    Cyclone® V SX SoC FPGA
    Stratix® V E FPGA
    Stratix® V GS FPGA
    Stratix® V GT FPGA
    Stratix® V GX FPGA

    Need more help?

    Contact support

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.