Critical Issue
Description
If you use PCI express IP (Gen1 or Gen2) with coreclk greater than or equal to 250 MHz, you may see set-up failures for transfer from PCIE_HIP to core transfer with an excessively large mTco delay.
Resolution
Incorrect data was used in the Quartus II software version 11.1 and the data has been corrected in SP1.