HLS Performance Optimization (Part 6 of 7) (OHLS6)

29 Minutes Online Course

Course Description

In the class, you will learn how to use common methodology and techniques to boost the performance of your HLS component. We will walk through the optimization process, covering interface selection, loop optimizations, memory optimizations, and data type selection. Download a PDF of the presentation here: http://www.altera.com/customertraining/Videos/HLSPart6.zip

At Course Completion

You will be able to:

  • Create a high-performance HLS component using common optimization techniques
  • Examine the impact of those optimizations on performance as measured in latency as reported through the cosimulation flow

Skills Required

  • Basic understanding of the C++ programming language
  • Basic understanding of FPGAs and the Intel Quartus Development Environment

Follow-on Courses

Upon completing this course, we recommend the following courses (in no particular order):

Applicable Training Curriculum

This course is part of the following Intel FPGA training curriculum:

Class Schedule

Result Showing 1

LocationDatesPriceRegistration
On-lineAnytimeFreeRegister Now