ENTER THE TERASIC INNOVATE FPGA DESIGN CONTEST
Students, professors, makers, and industrial developers: Show the world what is possible with FPGAs and win cash prizes. The submission deadline is December 31, 2017.
We provide laboratory exercises for three types of courses. Use the filter below to select among digital logic, computer organization, and embedded systems.
As an aid for instructors, a complete solution for each lab exercise is available. Unformatted text versions of these exercises and the source files for the figures are also available. Professors and lecturers may request access to the solutions material by clicking the link below.
The following laboratory exercises cover basic concepts such as switches, lights, and multiplexers, as well as common building blocks like arithmetic circuits, latches, registers, counters, and finite state machines.
The following laboratory exercises cover concepts such as instruction set architecture, assembly-language code, memory-mapped I/O, subroutines, stacks, exceptions and interrupts, and the like.