Backplane Switch Fabric
Switch fabrics are the backbone of today’s communications systems. Generally comprised of two or more devices, modern switch fabric architecture provides high-bandwidth interconnectivity across an electrical backplane with appropriate quality of service (QoS) for each traffic type.
FPGAs provide an excellent implementation vehicle for next-generation switch fabric architectures. Flexible and reliable integrated serial links enable backplane speeds to 28 Gbps with numerous coding and forward error correction (FEC) options, including standards such as 10GBASE-KR and fully proprietary signaling. Standardized chip-to-chip interfaces such as Interlaken are easily implemented through the Quartus® Prime development environment and 30 Gbps per link chip-to-chip serializer/deserializer (SERDES) permit extremely dense PCB implementations.
Only Altera offers dense, single-die FPGA solutions enabling the transition of existing ASIC backplane chipsets into programmable logic. In many systems, a staged approach where the line card fabric interface chip device or switch can be upgraded initially into an FPGA before the other is acceptable.
Evolving communications standards and network convergence demand solutions that enable rapid time to market and the flexibility for late development or field upgrades. FPGAs are ideally suited for this market environment, allowing 10G, 40G, and 100G+ platforms to address the individual needs of system designers or individual end customers.
- Get Reference Designs
- Get IP Cores
- View Webcasts
- View Knowledge Base
- Use Troubleshooter
- Join the Altera Forum
- Get Documentation
- Stratix 10 FPGAs
- Octera SPI-4.2-to-XAUI Bridge reference design
- 10-Gb Ethernet or HiGig to SPI-4.2 reference design
- Take a scalable approach to fabric interface controller design