SATA Host Controller

Block Diagram

Solution Type: IP Core

End Market: Automotive, Broadcast, Computer & Storage, Consumer, Industrial, Medical, Military, Test & Measurement, Wireless, Wireline

Evaluation Method: OpenCore Plus

Technology: Memory Interfaces and Controllers: Memory Interfaces for UniPHY

Arria Series: Arria 10, Arria V, Arria 10 SoC, Arria V SoC

Cyclone Series: Cyclone IV, Cyclone V, Cyclone V SoC

MAX Series: MAX 10, MAX V

Stratix Series: Stratix IV, Stratix V

Segments: 

Supported Device Family: 

Solution Type: 

Overview

The SATA Host Core is available for integration into host FPGA designs to provide an industry- compliant SATA 1.5-Gbps and SATA 3.0-Gbps interface. Serial ATA (SATA) are computer bus standards that have the primary function of transferring data (directly or otherwise) between the FPGA and mass storage devices such as hard disk.

Features

  • Phy layer consists of Transceiver available in the FPGA which convert the parallel data to serial
  • Phy layer supports clock recovery from serial data, 8B/10B encoding and decoding, Byte ordering and word alignment and OOB signalling
  • Link layer supports frame formation by adding the envelope and frame decomposition by removing envelope from received data
  • Transport layer supports 32 bit AXI stream interface for Tx and RX towards user interface
  • Transport layer supports FISes such as Register FIS, DMA Activate FIS, DMA Setup FIS, Data FIS, PIO Setup FIS, Set Device Bits FIS

Device Utilization and Performance

Altera Cyclone IV E Logic Element combinational - 2233 Logic Element Registers - 1384 Memory Bits - 150656

Getting Started

1. SATA controller enables interfacing of industry standard Gen 1 or Gen 2 SSD and SATA disks. 2. Suitable for SATA device which are used as embedded storage system and can be easily interfaced with different processors. 3. Controller provides simple AXI streaming TX and RX interface for the communication with Application layer. 4. Supports Native Command Queuing and most of the primitives and FIS types defined in SATA specification.

IP Quality Metrics

Basic
Year IP was first released2014
Latest version of Quartus supported15.1
Altera Customer Use
IP has been successfully implemented in production with at least one customerY
Deliverables

Customer deliverables include the following:

  • Design file (encrypted source code or post-synthesis netlist)
  • Simulation model for ModelSim Altera edition
  • Timing and/or layout constraints
  • Testbench or design example
  • Documentation with revision control
  • Readme file
Y
Parameterization GUI allowing end user to configure IPY
IP core is enabled for OpenCore Plus SupportY
Source language
Verilog
Testbench languageVerilog
Software drivers providedN
Driver OS supportLINUX
Implementation
User InterfaceAvalon-MM
IP-XACT Metadata includedN
Verification
Simulators supportedModelSim DE 10.2
Hardware validated Y. Altera Board Name iWave's Altera Cyclone V SoC Development Platform
Industry standard compliance testing performed
N
If No, is it planned?Y
Interoperability
IP has undergone interoperability testing
N
Interoperability reports available  N

Design Solutions Network Members provide products and/or services that are sold or licensed by the Member and not Altera or its affiliates. Altera and its affiliates hereby disclaim any express or implied warranty of any kind including warranties of merchantability, noninfringement of intellectual property, or fitness for any particular purpose with respect to any such products and/or services.