Article ID: 000081169 Content Type: Troubleshooting Last Reviewed: 03/27/2023

Why does the Avalon-MM DMA Hard IP for PCI Express design stop receiving data?

Environment

  • Quartus® II Subscription Edition
  • DMA
    • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    If the RdDmaWaitRequest_i signal is asserted for an extended period of time, the internal storage of the Read DMA Module becomes full, causing the Hard IP for PCI Express® to receive FIFO to become full. Once the FIFO is full, the processing of incoming packets stops for as long as the RdDmaWaitrequest_i signal is asserted.

    Resolution

    Redesign your RTL to avoid issuing RdDmaWaitRequest_i.  Alternatively, limit its duration to a few clock cycles per transaction. 

    Related Products

    This article applies to 16 products

    Cyclone® V GX FPGA
    Stratix® V GT FPGA
    Stratix® V GS FPGA
    Arria® V GZ FPGA
    Arria® V SX SoC FPGA
    Cyclone® V ST SoC FPGA
    Arria® V ST SoC FPGA
    Arria® V GX FPGA
    Intel® Arria® 10 GT FPGA
    Arria® V GT FPGA
    Intel® Arria® 10 GX FPGA
    Intel® Arria® 10 SX SoC FPGA
    Cyclone® V SE SoC FPGA
    Cyclone® V SX SoC FPGA
    Cyclone® V GT FPGA
    Stratix® V GX FPGA

    Need more help?

    Contact support

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.