Search

Some of our content has been moved to altera.com and we are working on migrating the remaining content and experiences. Lets us help you find what you’re looking for.

Find what you're looking for through Altera Platform

Community Forums Partner Network Training

Find Resources on Intel's platforms

Software Downloads Design Examples Documentation Product Support PCB Resources Find KDB

Having a hard time finding something? Contact us

Products

Products

View All Products

FPGAs, SoCs, CPLDs

High-Performance

Agilex 9 Agilex 7 Stratix 10

Mid-Range

Agilex 5 Arria 10 Arria V

Power and Cost-Optimized

Agilex 3 MAX 10 MAX V Cyclone 10 Cyclone V Cyclone IV

Development Software & Tools

AI Development Tools

FPGA AI Suite

FPGA Design & Simulation Tools

Quartus Prime Design Software Power and Thermal Calculator Questa*-FPGA Edition Software Advanced Link Analyzer Open FPGA Stack (OFS) Transceiver Toolkit

Embedded Design Tools & Software

Nios V Ashling RISCFree IDE Platform Designer Simics Simulator for Altera FPGAs ARM SoC EDS SoC Embedded Workflow

IP Development Tools

DSP Builder Altera FPGA Add-on for oneAPI Base Toolkit P4 Suite for FPGAs

Development Kits

High-Performance

Agilex 9 Agilex 7 Stratix 10

Mid-Range

Agilex 5 Arria 10 Arria V

Power and Cost-Optimized

Agilex 3 MAX 10 MAX V Cyclone 10 Cyclone V Cyclone IV

Intellectual Property

Interface Protocols IP Cores

PCI Express Compute Express Link Ethernet Interlaken JESD204 SerialLite Direct Phy

Memory Interfaces & Controllers IP Cores

DDR5/DDR4 and LPDDR5/LPDDR4 EMIF HBM2E/HBM2 DDR and DDR2 SDRAM Controller with ALTMEMPHY

Video & Image Processing IP Cores

Video Vision Processing Video Image Processing HDMI SDI II DisplayPort MIPI

Embedded Processor & Basic Functions

Nios V Basic Functions Simulation, Debug, and Verification

Security IP Cores

MACSec Encryption

Digital Signal Processing (DSP) IP Cores

Error Detection and Correction Filters
Solutions

Solutions

Industries

AI Broadcast & Pro AV Consumer Electronics Financial Services

Industrial Medical Military, Aerospace & Government Security

Test & Measurement Transportation Wireless Wireline
Design

Design

View All Design

Download & License Center

FPGA Development Tools

Quartus Prime Pro Quartus Prime Standard Quartus Prime Lite

Embedded Tools

Arm* Development Studio SoC FPGA Embedded Development Suite

Add-On Development Tools

DSP Builder FPGA SDK for OpenCL Questa*-FPGAs ModelSim-FPGAs Simics Simulator for Altera FPGAs Self Service Licensing Center Licensing Support Center

Design Hubs

Design Hubs

Agilex 7 Agilex 5 Agilex 3

Developer Centers

Stratix 10 Arria 10 Cyclone 10 GX Cyclone 10 LP MAX 10

Example Designs

FPGA Developer Site

Example Designs Zephyr Drivers Linux Drivers See All

Design Store

Agilex 7 Agilex 5 MAX 10 See All

Documentation

All FPGA Documentation

Application Notes Datasheets Dev Software Docs Device Overviews Errata/Known Issues IP Docs Package Drawings Pin Connection Guidelines Pinouts Release Notes User Guides See All FPGA Documentation

Training

Training & Courses

Training Overview My Learning eLearning Catalog Instructor-Led Training (ILT) Catalog All Altera FPGA Training How to Begin a Simple FPGA Design How To Videos

Learning Plans

Beginner FPGA Designer Quartus Timing Analysis Signal Tap Nios V Processor Agilex Memory Interfaces Intro to Agilex 7 SoC All Learning Plans

Device Docs & Resources

Agilex 7 Agilex 7 F-Series Agilex 7 I-Series Agilex 7 M-Series Agilex 5 Agilex 5 E-Series Agilex 5 D-Series Agilex 3

Stratix 10 Arria 10 Cyclone 10 GX Cyclone 10 LP MAX 10 See All

Design Resources

Docs & Resources by Family Examples Designs Need Support? Package Drawings PCB Resources Pinouts Quality & Reliablity Quartus Support Center Step-by-Step Dev Guidance See All

Partners

About ASAP Join Now Sign In
Support

Support

Support

Community Forums Knowledge Articles

Premier Support Quality & Reliability
About

About

About

Company Overview Newsroom

Careers Blogs

Leaders Events
Contact Us

Contact Us

Breadcrumb

...

Subscribe to Altera Newsletter

Select Your Email Preferences

Sign up for the latest FPGA news and updates from Altera

Products

FPGA, SoCs, CPLD’s
Development Software & Tools
Development Kits
Intellectual Property

Design

Download & License Center
Design Hub
Documentation
Training
Design Examples
Design Resources
Partner Network

Support

Community Forum
Premier Support
Knowledge Articles
Quality & Reliability

About

Company Overview
Newsroom
Our Leaders
Careers

Products

High-Performance

Mid-Range

Power and Cost-Optimized

AI Development Tools

FPGA Design & Simulation Tools

Embedded Design Tools & Software

IP Development Tools

High-Performance

Mid-Range

Power and Cost-Optimized

Interface Protocols IP Cores

Memory Interfaces & Controllers IP Cores

Video & Image Processing IP Cores

Embedded Processor & Basic Functions

Security IP Cores

Digital Signal Processing (DSP) IP Cores

Solutions

Design

FPGA Development Tools

Embedded Tools

Add-On Development Tools

Design Hubs

Developer Centers

FPGA Developer Site

Design Store

All FPGA Documentation

Training & Courses

Learning Plans

Support

About

Contact Us

Select Your Email Preferences

Sign up for the latest FPGA news and updates from Altera