Skip to main content
altera-logo (1)
My Dashboard

Checking sign-in status…

Contact us

What can I help you with?

Hero Banner image

EDA Partners: FPGA EDA Systems

EDA ecosystem ensures that you have a complete design solution in designing, verifying, and integrating FPGAs into your systems.

System-Level Design Design Creation Synthesis Simulation Verification Board-Level Design ASIC Prototyping Design Optimization All EDA Partners Become a Partner Related Links
left arrow
right arrow

System-Level Design

EDA VendorProduct NameDesign Solution
AltiumAltium DesignerHigh-level design tool
Agnisys Technology Pvt LtdIDesignSpecRegister map management
BluespecRISC-V ToolsHigh-level synthesis
Cadence Design Systems, Inc.Stratus High-Level SynthesisHigh-level synthesis
NECCyberWorkBenchHigh-level synthesis
SynaptiCADTestBencher ProHigh-level design tool

Design Creation

EDA Vendor

Product Name

Design Solution

Mentor Graphics®

HDL Designer

Project management, design entry, and analysis tool

Sigasi

Sigasi HDT

Design entry, code comprehension, project management, and collaboration

Synthesis

EDA Vendor

Product Name

Design Solution

Mentor Graphics

Precision RTL

Logic synthesis

Precision RTL Plus

Advanced logic synthesis

Precision Physical

Timing closure tool

Simulation

EDA VendorProduct NameDesign Solution
Aldec, Inc.Active-HDLSimulation
Riviera-PROSimulation
Cadence Design Systems, Inc.Xcelium Logic SimulatorSimulation
Mentor GraphicsModelSim®Simulation
Questa Advanced SimulatorSimulation
Metrics Design AutomationMetrics Cloud Simulator
(SaaS Cloud Computing Environment for simulation)
Simulation
SynaptiCADVeriLogger ExtremeSimulation
SynopsysVCSSimulation

Verification

EDA Vendor

Product Name

Design Solution

Aldec, Inc.

ALINT-PRO

Design Rule Checking and Clock Domain Crossing (CDC) Verification

Blue Pearl

Analyze RTL

RTL checker

Create Timing Constraints

Constraints generator

Clock Domain Crossing (CDC) Verification

Clock Domain Crossing (CDC)

Cadence Design Systems, Inc.

Jasper Formal Verification Platform

Formal verification

FishTail

Focus

Constraints generator

Confirm

Timing-exception verification

ReConfirm

Timing-exception validation

Mentor Graphics

FormalPro

Equivalence checking

Questa Formal Verification

Functional verification

Questa Clock-Domain Crossing Verification

Clock domain crossing verification

Real Intent

Meridian CDC

Clock domain crossing verification

SynaptiCAD

TestBencher Pro

Testbench generator

WaveFormer Pro

Timing verification

Synopsys

SpyGlass for FPGA

RTL analysis for FPGA designs

SpyGlass Lint

Lint checks

SpyGlass CDC

Clock domain crossing (CDC) verification

VC Formal

Functional property verification

Formality

Logic equivalence checking

Temento Systems

Dialite – Platform Edition

In-system verification and integrated RTL debug

AMBA Bus Verification

In-system verification

Board-Level Design

EDA Vendor

Product Name

Design Solution

Altium

Altium Designer

PCB board schematics and layout
SI analysis

Cadence Design Systems, Inc.

Allegro FPGA System Planner

FPGA I/O planning

Cadence Allegro PCB Design

SI analysis

Allegro Design Authoring
Allegro Design Entry Capture / Capture CIS

PCB board schematics

Cadence OrCAD Capture and Capture CIS

PCB board schematics

Allegro PCB Designer

PCB board layout

OrCAD PCB Designer

PCB board layout

Keysight Technologies PathWave Design Software PathWave Advanced Design System (ADS)

Mentor Graphics

I/O Designer

FPGA I/O planning

HyperLynx Signal Integrity (SI)

SI analysis

DxDesigner

PCB board schematics

PADS

PCB board schematics and layout

Expedition Enterprise

PCB board layout

Board Station

PCB board layout

Signal Integrity Software, Inc. (SiSoft)

Quantum-SI

SI analysis

ASIC Prototyping

EDA Vendor

Product Name

Design Solution

Synopsys

Certify

Multi-chip partitioning system

Design Optimization

EDA VendorProduct NameDesign Solution
PlunifyIntimeDesign Optimization Software

All EDA Partners

ACCESS Program Partner

System- Level Design

Design Creation

Synthesis

Simulation

Verification

Board-Level Design

ASIC Prototyping

Design Optimization

Aldec, Inc.

 

 

 

✓

✓

 

 

 

Agnisys Technology Pvt Ltd

✓

 

 

 

 

 

 

 

Altium

✓

 

 

 

 

✓

 

 

Blue Pearl

 

 

 

 

✓

 

 

 

Bluespec

✓

 

 

 

 

 

 

 

Cadence Design Systems,Inc.

✓

 

 

✓

✓

✓

 

 

EMA Design Automation

 

 

 

 

✓

 

 

 

FishTail

 

 

 

 

✓

 

 

 

Keysight Technologies           ✓    

Mentor Graphics

✓

✓

✓

✓

✓

✓

✓

 

NEC

✓

 

 

 

 

 

 

 

Plunify

 

 

 

 

 

 

 

✓

Real Intent

 

 

 

 

✓

 

 

 

Sigasi

 

✓

 

 

 

 

 

 

Signal Integrity Software, Inc. (SiSoft)

 

 

 

 

 

 

✓

 

SynaptiCAD

✓

 

 

✓

✓

 

 

 

Synopsys®

✓

 

✓

✓

✓

✓

✓

 

Temento Systems

 

 

 

 

✓

 

 

 

Zuken

 

 

 

 

 

✓

 

 

Become a Partner

  • Apply to FPGAs partnership program
Related Links
  • Authorized Distributors and Approved suppliers
  • FPGA design solutions network
  • SPICE models for FPGAs devices
  • FPGA Support Resources
Altera

Developers
  • Download Center
  • Self Service Licensing Center
  • Documentation
  • Training
  • Design Hubs
  • Example Designs

Support
  • Community Forum
  • Knowledge Articles
  • Quality & Reliability
  • Supplier Portal
  • University Program

About
  • About Us
  • Why Altera
  • Leadership
  • ESG
  • Partners
  • Careers
  • © Altera Corporation
  • Terms of Use
  • Privacy Policy
  • Trademarks
  • Cookies
  • PSIRT