.webp){kind=small}
Loading
EVALUATION AS A SERVICE WHITE BOX
Risk assessment is one of the most important stages during a design development.
By Secure-IC SAS
FFT FPGA IP Cores
The Fast Fourier transform (FFT) FPGA intellectual property (IP) core is a high-performance, highly parameterizable FFT processor.
By Altera
FIR II FPGA IP Core
The FIR II IP cores provide a fully-integrated finite impulse response (FIR) filter function optimized for use with Altera FPGA devices.
By Altera
FPGA Acceleration with Intel oneAPI
This course provides engineers and architects with the knowledge and hands-on experience needed to develop high performance FPGA acceleration solutions using Intel’s oneAPI toolkit.
By FPGA Authority
FPGA and ASIC Design Services
FPGA and ASIC design service from concept to complete system, including of software drivers and BSP. From FPGA prototype to ASIC, an inclusive supply chain.
By TES Electronic Solutions GmbH
FPGA Architecture for AI Acceleration
This course develops systematic and detailed understanding of the Altera FPGA device family and the Quartus Prime Pro ecosystem as applied to AI inference acceleration.
By FPGA Authority
FPGA Board Level Design Services
Serrano Systems designs and delivers high-performance, production-ready hardware platforms built exclusively around Altera FPGAs, including Stratix®, Arria®, and Cyclone® families. Our board-level services cover everything from schematic design and high-speed PCB layout to signal integrity analysis and system bring-up, with support for PCIe, DDRx, Ethernet, and other transceiver-based interfaces. Whether you're developing for embedded, networking, or acceleration applications, we provide reliable, custom Altera FPGA hardware engineered for performance, scalability, and seamless integration.
By Serrano Systems, Inc.
FPGA Complex Algorithm Development, Custom Digital Signal Processing (DSP) Design
FPGA Complex Algorithm Development, Custom Digital Signal Processing (DSP) Design
By Orchid Technologies Engineering and Consulting, Inc.
FPGA Debug & Verification Techniques
This advanced course equips engineers with a complete end-to-end toolkit for finding, localizing, reproducing, and fixing failures across all layers of an Altera SoC design.
By FPGA Authority