banner

Find Offerings

Switch to Partners

By Source
Offering Types
Region
Device Family
Market Segments
Program Level
Sort by

Loading

Partner Solutions Partner Solutions
By Source
Offering Types
Region
Device Family
Market Segments
Program Level
Sort by

40G TCP/IP Stack for Network Acceleration - MLE FPGA IP Core Design

TCP/IP Full Accelerator for 40G TCP/IP connections. Including TCP, IP, MAC Layer. 128-bit wide full duplex data width pipelined all-RTL implementation for ultra-low latency.

40G UDP Offloading Engine (UDP40G-IP)

UDP Offloading Engine IP core is a pure hardware logic solution with no CPU involvement. The UDP40G-IP is ideal for high-performance data transmission or broadcasting over network. This IP product includes a reference design, helping reduce both development time and cost.

40G UDP/IP Stack for Network Acceleration - MLE FPGA IP Core Design

UDP/IP Full Accelerator for 40G UDP/IP connections. Including UDP, IP, MAC Layer. Pipelined all-RTL implementation for ultra low Latency.

40GbE TCP Offloading Engine IP core (TOE40G-IP)

40GbE TCP Offloading Engine (TOE40G-IP) IPcore is the epochal solution implemented without CPU. Generally, TCP processing is so complicated that expensive high-end CPU is required. TOE40G-IP built by pure hardwired logic can take place of such extra CPU for TCP protocol management.

4G LTE/LTE-A CTC

Creonic’s LTE/LTE-A IP core is an advanced, customer proven implementation of the standardized 3GPP turbo code.

50G TCP/IP Stack for Network Acceleration - MLE FPGA IP Core Design

MLE 50G TCP/IP is a stand-alone TCP/IP Stack Full Accelerator Subsystem allowing 50Gbps communication at full line rate and low latency. It includes TCP, IP, MAC Layer, supports 128-bit wide full duplex data width, and pipelines all-RTL implementation for high throughput and ultra low Latency.

50G UDP/IP Stack for Network Acceleration - MLE FPGA IP Core Design

UDP/IP Full Accelerator for 50G UDP/IP connections. Including UDP, IP, MAC Layer. Pipelined all-RTL implementation for ultra low Latency.

800G Ethernet IP core

800G IP core for Agilex® 7 I/M series FPGAs with 112Gbps transceivers. ETC-compliant 800Gbps Ethernet for networks, switches, and NICs using eight 112Gbps lanes and a single 800G MAC.

802.11ax

The 802.11ax (Wi-Fi 6) IP Core is a next-gen wireless solution built for high-throughput, low-latency, and dense networks. Fully compliant with IEEE 802.11ax, it features OFDMA, MU-MIMO, 1024-QAM, and Target Wake Time.