.webp){kind=small}
Loading
25G UDP Offloading Engine (UDP25G-IP)
UDP Offloading Engine IP core is a pure hardware logic solution with no CPU involvement. The UDP25G-IP is ideal for high-performance data transmission or broadcasting over network. This IP product includes a reference design, helping reduce both development time and cost.
By DesignGateway Co., Ltd.
25GbE TCP Offloading Engine IP core (TOE25G-IP)
TOE25G-IP Core (TCP Offloading Engine) is a pure hardware TCP/IP protocol stack engine with no CPU required. It delivers 2.5X the performance of 10GbE over a single-channel fiber optic cable. This IP core maximizes per-channel performance, increases network traffic density and scalability, and offers greater cost and power efficiency per bit compared to traditional 10GbE/40GbE network technologies.
By DesignGateway Co., Ltd.
3D LUT Altera® FPGA IP
The 3D Look-Up Table (LUT) Altera® FPGA IP, part of the Video and Vision Processing (VVP) Suite, delivers a high-performance, resource-efficient solution for video color space conversion, dynamic range adjustment, chroma keying, and artistic effect generation, enabling superior image quality in broadcast and professional video applications.
By Altera
40G Ethernet MAC and PHY FPGA IP
The 40G Ethernet MAC and PHY FPGA IP core offers IEEE 802.3ba-2010. 40 Gbps Ethernet is an industry standard and is compliant for media access control (MAC) and PHY (PCS+PMA) functions. It enables an FPGA to interface to another device over a copper or optical transceiver module.
By Altera
40G FPGA SmartNIC PCIe Card NPAC-Ketch - MLE FPGA Design
The MLE 40G FPGA SmartNIC PCIe Card is a Single-Slot FHHL PCIe SmartNIC integrating an Intel Stratix 10 GX 400 FPGA, 4x SFP for 4x 10 GigE, a FPGA-attached DDR4 DRAM via SO-DIMM and with 50 Watts TDP passive cooling front-to-back. It provides 40 Gbps Source-to-Sink Data Transport, a full accelerator to fully offload the CPU, and cost-efficient, customizable and ready-to-run.
By Missing Link Electronics
40G TCP/IP Stack for Network Acceleration - MLE FPGA IP Core Design
TCP/IP Full Accelerator for 40G TCP/IP connections. Including TCP, IP, MAC Layer. 128-bit wide full duplex data width pipelined all-RTL implementation for ultra-low latency.
By Missing Link Electronics
40G UDP Offloading Engine (UDP40G-IP)
UDP Offloading Engine IP core is a pure hardware logic solution with no CPU involvement. The UDP40G-IP is ideal for high-performance data transmission or broadcasting over network. This IP product includes a reference design, helping reduce both development time and cost.
By DesignGateway Co., Ltd.
40G UDP/IP Stack for Network Acceleration - MLE FPGA IP Core Design
UDP/IP Full Accelerator for 40G UDP/IP connections. Including UDP, IP, MAC Layer. Pipelined all-RTL implementation for ultra low Latency.
By Missing Link Electronics
40GbE TCP Offloading Engine IP core (TOE40G-IP)
40GbE TCP Offloading Engine (TOE40G-IP) IPcore is the epochal solution implemented without CPU. Generally, TCP processing is so complicated that expensive high-end CPU is required. TOE40G-IP built by pure hardwired logic can take place of such extra CPU for TCP protocol management.
By DesignGateway Co., Ltd.