banner

Find Offerings

Switch to Partners

By Source
Offering Types
Region
Device Family
Market Segments
Program Level
Sort by

Loading

By Source
Offering Types
Region
Device Family
Market Segments
Program Level
Sort by

eSOM5C-Ex

The Agilex® 5 Series FPGA eSOM™ is a compact module for embedded, edge AI/ML, wireless, and networking applications. It offers high performance, low power, flexible interfaces, optional network sync, and drop-in compatibility with Hitek’s Agilex® 7 F-Series SOM.

eSOM7-4F

Altera Agilex® 7 eSOM™ module with up to 2.4Tbps transceiver bandwidth, 58/112Gbps PAM4, x16 PCIe Gen4, quad-core A53 ARM processor, and flexible clocking with integrated network synchronizer for high-performance embedded, edge, wireless, and networking designs.

eSOM7C-2F

The Altera 10nm Agilex® 7 eSOM™ is a compact FPGA module for edge and networking, with 1.2 Tbps transceivers, 58 Gbps PAM4, x16 PCIe Gen4, a quad-core Arm Cortex-A53, and flexible clocking with integrated network synchronizer.

EtherCAT MASTER IP

NDR has acquired the technology of EtherCAT Hardware Master owned by a major industrial machinery manufacturer, and developed a SoC FPGA IP so that more users can flexibly use it. The FPGA hardware communication engine reduces the software load by providing a fast communication interval and stable communication cycle. The resources required for CPU processing can be allocated to applications and hence the software load fluctuations (including the addition of functions) will not affect the communication. In addition, it is also possible to mount directly to the proprietary boards using the IP.

EtherCAT Slave Subsystem for Altera FPGA

EtherCAT Slave for Altera FPGA provides an optimized EtherCAT IP Core and a Communication Processor for the Integration of EtherCAT and other industrial networks into field devices. It uses the same API for all supported protocols.

Ethernet MAC 10M/100M/1G/2.5G

Comcores' 10M–2.5G Ethernet MAC IP enables IEEE 802.3-compliant data communication for switches and routers, featuring AXI-S client interface and GMII/RGMII/MII PHY interfaces. It is compact, low-latency, highly configurable, silicon-agnostic (ASIC/FPGA), and optionally supports IEEE 1588 timestamping.

EtherNet/IP Adapter Subsystem for Altera FPGA

EtherNet/IP Adapter for Altera FPGA provides an optimized Switch IP Core and a Communication Processor for the Integration of EtherNet/IP and other industrial networks into field devices. It uses the same API for all supported protocols.

Offerings Image

EVALUATION AS A SERVICE WHITE BOX

Risk assessment is one of the most important stages during a design development.

Offerings Image

Everspin MRAM "Cruvi" xSPI daughter card with EM064LX

MRAM daughter card with a Cruvi high speed connector based on the Trenz platforms.