This IP is a “dual-core” version of our standard Baseline JPEG Encoder, offering a very low latency, still compact enough and efficient to fit in small and low cost FPGAs, while allowing real time compression at higher resolutions than Full-HD at 60fps. It has an option to generate a video stream optimized for efficient (multithreads) GPU decoding ! This is a unique feature, now tested and used on high-end commercial products. This IP does not require any processor nor any external memory.
ALSE Advanced Logic Synthesis for Electronics
Key Features
- High-Speed, very low Latency, High res, High frame rate, dual core JPEG compression engine with option to optimize streaml for GPU multièthreads decoding.
Offering Brief
Offering Brief
| Device Family | Agilex® 3 FPGA C-Series, Agilex® 5 FPGA D-Series, Agilex® 5 FPGA E-Series, Agilex® 7 FPGA F-Series, Agilex® 7 FPGA I-Series, Agilex® 7 FPGA M-Series, Agilex® 9 FPGA Direct RF-Series, Arria® 10 GT FPGA, Arria® 10 GX FPGA, Arria® 10 SX FPGA, Arria® V GT FPGA, Arria® V GX FPGA, Arria® V GZ FPGA, Arria® V ST FPGA, Arria® V SX FPGA, Cyclone® 10 GX FPGA, Cyclone® 10 LP FPGA, Cyclone® III FPGA, Cyclone® IV E FPGA, Cyclone® IV GX FPGA, Cyclone® V E FPGA, Cyclone® V GT FPGA, Cyclone® V GX FPGA, Cyclone® V SE FPGA, Cyclone® V ST FPGA, Cyclone® V SX FPGA, MAX® 10 FPGA, MAX® V CPLD, Stratix® 10 AX FPGA, Stratix® 10 DX FPGA, Stratix® 10 GX FPGA, Stratix® 10 SX FPGA, Stratix® 10 TX FPGA, Stratix® III FPGA, Stratix® IV E FPGA, Stratix® IV GX FPGA, Stratix® V GS FPGA, Stratix® V GX FPGA |
|---|---|
| Offering Status | Production |
| Integrated Testbench | Yes |
| Latest Quartus Version Supported | 25.3.1 |
| OS Support | Windows,Linux |
| Development Language | Encrypted Verilog, Encrypted VHDL, Other |
Depends on licensing scheme selected.
Ordering Information
JPEG-E-Dual
from Direct
Documentation & Resources
Market Segment and Sub-Segments
Aerospace
View Sub-Segments
Consumer
View Sub-SegmentsDefense
View Sub-SegmentsIndustrial
View Sub-Segments