partner-offering-banner.png

XIP1103H: AES256-CTR High-Speed IP Core

Xiphera Ltd.

Select

High speed AES256-CTR IP core implements the Advanced Encryption Standard (AES) in Counter Mode (CTR) with few tens of Gbps linerate. The IP core effectively turns a block cipher into a stream cipher, and provides a number of advantages for optimising resource usage and performance.

Key Features

  • Moderateresource requirements: The entire XIP1103H requires 17076 Adaptive Lookup Modules (ALMs) (Intel® Agilex® F), and does not require any multipliers or DSPBlocks1.
  • Performance: Despite its moderate size, XIP1103H achieves a throughput in the tens of Gbps range, for example 87.07+ Gbps in Xilinx® Versal® Prime.
  • Standard Compliance: XIP1103H is fully compliant with both the Advanced Encryption Algorithm (AES) standard [1], as well as with the Counter Mode (CTR) standard [2].
  • 128-bit and 256-bit Interfaces ease the integration of XIP1103H with other FPGA logic and/or control software.
Expand Close
Keyfeatures main image

Offering Brief

Offering Brief

Device Family Agilex® 3 FPGA C-Series, Agilex® 5 FPGA D-Series, Agilex® 5 FPGA E-Series, Agilex® 7 FPGA F-Series, Agilex® 7 FPGA I-Series, Agilex® 7 FPGA M-Series, Agilex® 9 FPGA Direct RF-Series, Arria® 10 GT FPGA, Arria® 10 GX FPGA, Arria® 10 SX FPGA, Arria® V GT FPGA, Arria® V GX FPGA, Arria® V GZ FPGA, Arria® V ST FPGA, Arria® V SX FPGA, Cyclone® 10 GX FPGA, Cyclone® 10 LP FPGA, Cyclone® IV GX FPGA, Cyclone® V GT FPGA, Cyclone® V GX FPGA, Cyclone® V SE FPGA, Cyclone® V ST FPGA, Cyclone® V SX FPGA, MAX® 10 FPGA, Stratix® 10 AX FPGA, Stratix® 10 DX FPGA, Stratix® 10 GX FPGA, Stratix® 10 SX FPGA, Stratix® 10 TX FPGA, Stratix® III FPGA, Stratix® IV E FPGA, Stratix® IV GX FPGA, Stratix® V GS FPGA, Stratix® V GX FPGA
Offering Status Production
Integrated Testbench Yes
Evaluation License Yes
Design Examples Available Yes
Compliance Yes
Latest Quartus Version Supported 25.1.1
Development Language Encrypted VHDL, VHDL

Detailed datasheet and integration guide

Encrypted RTL or source code

Sample synthesis scripts

Optional netlist

Instantiation file

Comprehensive simulation test bench, scripts & guide

Ordering Information

Market Segment and Sub-Segments