.webp){kind=small}
NVMe Streamer is a fully integrated and pre-validated subsystem stack operating the NVMe protocol fully in Programmable Logic (PL) with no software running, keeping the Processing System (PS) out of this performance path.
Missing Link Electronics
Key Features
- Highly modular TCP/UDP/IP stack implementation in synthesizable HDL
- Full line rate of 70 Gbps or more in FPGA, 100 Gbps or more in ASIC
- 128-bit wide bi-directional data paths with streaming interfaces
- Multiple, parallel TCP engines for scalable processing
- Network Interface Card functionality with Bypass (optional)
- DPDK Stream interface (optional)
- Corundum NIC integration with performance DMA and PCIe (optional)
Offering Brief
Offering Brief
| Device Family | Agilex® 3 FPGA C-Series, Agilex® 5 FPGA D-Series, Agilex® 5 FPGA E-Series, Agilex® 7 FPGA F-Series, Agilex® 7 FPGA I-Series, Agilex® 9 FPGA Direct RF-Series, Stratix® 10 GX FPGA, Stratix® 10 SX FPGA |
|---|---|
| Offering Status | Development |
| Latest Quartus Version Supported | 25.1.1 |
| Development Language | Verilog, VHDL |
Complete, downloadable NVMe Host and Full Accelerator subsystem integrated into the ERD example system.
Delivered as Vivado design project with encrypted RTL code.
Fully paid-up for, royalty-free, world-wide, Single-Project-Use License, synthesizable for 1 year
Up to 40 hours of premium support, customization and/or integration design services via email, phone or online collaboration.
Ordering Information
NVMePL-5
from Direct
Market Segment and Sub-Segments
Aerospace
View Sub-Segments
ASIC Proto
View Sub-Segments.svg?h=0&v=8a74a614-b7ba-4604-ad78-f0827c6a3874&itok=rVWXlOCO)
Defense
View Sub-Segments
Government
View Sub-Segments
Industrial
View Sub-Segments
Medical
View Sub-SegmentsImage
Test
View Sub-Segments