.webp){kind=small}
NVMe Streamer is a fully integrated and pre-validated subsystem stack operating the NVMe protocol fully in Programmable Logic (PL) with no software running, keeping the Processing System (PS) out of this performance path.
Missing Link Electronics
Key Features
- Provides one or more NVMe / PCIe host ports for NVMe SSD connectivity
- Full Acceleration means “CPU-less” operation
- Fully integrated and tested NVMe Host Controller IP Core
- PCIe Enumeration, NVMe Initialization & Identify, Queue Management
- Control & Status interface for IO commands and drive administration
- Approx. 50k LUTs and 170 BRAM tiles
- Compatible with PCIe Gen 1 (2.5 GT/sec), Gen 2 (5 GT/sec), Gen 3 (8 GT/sec), Gen 4 (16 GT/sec) speeds
- Scalable to PCIe x1, x2, x4, x8 lane
Offering Brief
Offering Brief
| Device Family | Agilex® 3 FPGA C-Series, Agilex® 5 FPGA E-Series, Agilex® 7 FPGA F-Series, Agilex® 7 FPGA I-Series, Agilex® 9 FPGA Direct RF-Series, Stratix® 10 GX FPGA, Stratix® 10 SX FPGA |
|---|---|
| Offering Status | Development |
| Latest Quartus Version Supported | 25.1.1 |
| Development Language | Verilog, VHDL |
Complete, downloadable NVMe Host and Full Accelerator subsystem integrated into the ERD example system.
Delivered as Vivado design project with encrypted RTL code.
Fully paid-up for, royalty-free, world-wide, Single-Project-Use License, synthesizable for 1 year
Up to 40 hours of premium support, customization and/or integration design services via email, phone or online collaboration.
Ordering Information
NVMePL-4
from Direct
$0.00
Market Segment and Sub-Segments
Aerospace
View Sub-Segments
ASIC Proto
View Sub-Segments
Broadcast
View Sub-Segments
Data Center Cloud (Public, Private, Hybrid)
View Sub-Segments.svg?h=0&v=8a74a614-b7ba-4604-ad78-f0827c6a3874&itok=rVWXlOCO)
Defense
View Sub-Segments
Government
View Sub-Segments
Industrial
View Sub-Segments
Medical
View Sub-SegmentsImage
Test
View Sub-Segments