.webp){kind=small}
This MIPI CSI-2 transmit core seamlessly integrates with Altera's Avalon interface or optionally a direct interface to custom logic. It is a lightweight core, able to fit in even smaller MAX® 10 devices. Foresys fully supports the core and ensures that each engagement is successful.
Foresys Inc
Key Features
- Proven
- Configurable 1, 2, or 4 lanes
- Resource Friendly
- Multiple instantiations possible
Offering Brief
Offering Brief
| Device Family | Agilex® 3 FPGA C-Series, Agilex® 5 FPGA D-Series, Agilex® 5 FPGA E-Series, Agilex® 7 FPGA F-Series, Agilex® 7 FPGA I-Series, Arria® 10 GT FPGA, Arria® 10 GX FPGA, Arria® 10 SX FPGA, Arria® V GT FPGA, Arria® V GX FPGA, Arria® V GZ FPGA, Arria® V ST FPGA, Arria® V SX FPGA, Cyclone® 10 GX FPGA, Cyclone® 10 LP FPGA, Cyclone® III FPGA, Cyclone® IV E FPGA, Cyclone® IV GX FPGA, Cyclone® V E FPGA, Cyclone® V GT FPGA, Cyclone® V GX FPGA, Cyclone® V SE FPGA, Cyclone® V ST FPGA, Cyclone® V SX FPGA, MAX® 10 FPGA, Stratix® 10 AX FPGA, Stratix® 10 DX FPGA, Stratix® 10 GX FPGA, Stratix® 10 SX FPGA, Stratix® 10 TX FPGA, Stratix® V GS FPGA, Stratix® V GX FPGA |
|---|---|
| Offering Status | Production |
| Integrated Testbench | Yes |
| Evaluation License | Yes |
| Design Examples Available | Yes |
| Latest Quartus Version Supported | 25.1.0 |
| Development Language | Encrypted Verilog, Encrypted VHDL |
IP Core, simulation models, testbench, example designs, and SUPPORT!
Ordering Information
CSI2-TX
from Direct
Documentation & Resources
Market Segment and Sub-Segments
Aerospace
View Sub-Segments
Broadcast
View Sub-Segments
Consumer
View Sub-Segments.svg?h=0&v=8a74a614-b7ba-4604-ad78-f0827c6a3874&itok=rVWXlOCO)
Defense
View Sub-Segments
Industrial
View Sub-Segments
Medical
View Sub-SegmentsImage
Test
View Sub-Segments
Transportation
View Sub-SegmentsTransportation
Automotive (Passenger Vehicles)
Transportation Infrastructure (non-charging)