Qbit Labs’ MIPI CSI-2 IP Core and Controller provides high-speed, low-power image sensor connectivity for modern imaging and vision systems. Fully compliant with the MIPI CSI-2 standard, it supports scalable, reliable data transfer from camera sensors with low latency and efficient bandwidth utilization. Designed for easy integration on FPGA and SoC platforms, the solution enables flexible camera interface implementation for AI/ML vision, automotive imaging, industrial inspection, and embedded vision applications, helping reduce integration effort and accelerate time-to-market.
Qbit Labs Incorporation
Key Features
- Standards Compliant – Fully supports MIPI CSI-2 v4.0 with C-PHY and D-PHY integration
- High Performance – Supports up to 4 data lanes with multi-virtual-channel capability (up to 16 VCs in D-PHY and 32 VCs in C-PHY) and broad pixel format compatibility
- Robust Data Handling – Built-in error detection, ECC, scrambling, compression (DSC), and data interleaving support
- Seamless Integration – AXI4-Stream for pixel data and AXI4-Lite for control, enabling easy SoC and FPGA integration
Offering Brief
Offering Brief
| Device Family | Agilex® 3 FPGA C-Series, Agilex® 5 FPGA E-Series, Agilex® 7 FPGA F-Series, Agilex® 7 FPGA I-Series, Agilex® 7 FPGA M-Series |
|---|---|
| Offering Status | Production |
| Evaluation License | Yes |
| Design Examples Available | Yes |
| Latest Quartus Version Supported | 24.3.1 |
| Development Language | Encrypted Verilog, Verilog |
Reference design and integration guidelines
User documentation and configuration guide
Testbench and basic validation support
Technical support during integration
Ordering Information
QB-IP-MIPI-CSI-1
from Direct
$0.00
Market Segment and Sub-Segments
ASIC Proto
View Sub-Segments
Consumer
View Sub-SegmentsDefense
View Sub-SegmentsIndustrial
View Sub-Segments
Medical
View Sub-SegmentsImage
Test
View Sub-SegmentsTransportation
View Sub-Segments
Data Center OEM (IHV, ISV, SI, VAR)
View Sub-Segments