HDL based, memory mapped interface
Logic Tectonics Inc
Key Features
- HDL based, Fully Synchronous, Simple MM configuration interface
Offering Brief
Offering Brief
| Device Family | Agilex® 3 FPGA C-Series, Agilex® 5 FPGA D-Series, Agilex® 5 FPGA E-Series, Agilex® 7 FPGA F-Series, Agilex® 7 FPGA I-Series, Agilex® 7 FPGA M-Series, Arria® 10 GT FPGA, Arria® 10 GX FPGA, Arria® 10 SX FPGA, Arria® II GX FPGA, Arria® II GZ FPGA, Arria® V GT FPGA, Arria® V GX FPGA, Arria® V ST FPGA, Arria® V SX FPGA, Cyclone® 10 GX FPGA, Cyclone® 10 LP FPGA, Cyclone® II FPGA, Cyclone® III FPGA, Cyclone® III LS FPGA, Cyclone® IV E FPGA, Cyclone® IV GX FPGA, Cyclone® V E FPGA, Cyclone® V GT FPGA, Cyclone® V GX FPGA, Cyclone® V SE FPGA, Cyclone® V ST FPGA, Cyclone® V SX FPGA, MAX® 10 FPGA, Stratix® 10 AX FPGA, Stratix® 10 DX FPGA, Stratix® 10 GX FPGA |
|---|---|
| Offering Status | Production |
| Latest Quartus Version Supported | 26.1.0 |
| Development Language | Verilog, VHDL |
HDL or netlist depending on license
Ordering Information
SDHC-CTRL
from Cantact Sales
$1000.00
Documentation & Resources
Market Segment and Sub-Segments
Aerospace
View Sub-Segments
Consumer
View Sub-SegmentsDefense
View Sub-SegmentsIndustrial
View Sub-Segments
Medical
View Sub-Segments