DYNANIC is developing a high-performance Ultra Ethernet (UE) interconnect IP designed for next-generation AI and HPC infrastructure.
Built on our proven 400G packet processing architecture, the solution brings Ultra Ethernet networking capabilities to programmable hardware, targeting efficient RDMA communication, congestion management, and scalable connectivity between AI compute nodes and clusters.
Our architecture is designed to handle demanding traffic patterns at wire speed, with particular focus on high throughput, low latency, and efficient utilization of network resources.
The solution is being developed on Altera FPGA platforms, with 400G Ultra Ethernet technology already demonstrated at AI Infra Summit 2026. Development continues toward broader protocol functionality and interoperability.