partner-offering-banner.png

Ultra Ethernet Interconnect IP for AI Infrastructure

DynaNIC Semiconductors s.r.o.

Select

DYNANIC is developing a high-performance Ultra Ethernet (UE) interconnect IP designed for next-generation AI and HPC infrastructure.

Built on our proven 400G packet processing architecture, the solution brings Ultra Ethernet networking capabilities to programmable hardware, targeting efficient RDMA communication, congestion management, and scalable connectivity between AI compute nodes and clusters.

Our architecture is designed to handle demanding traffic patterns at wire speed, with particular focus on high throughput, low latency, and efficient utilization of network resources.

The solution is being developed on Altera FPGA platforms, with 400G Ultra Ethernet technology already demonstrated at AI Infra Summit 2026. Development continues toward broader protocol functionality and interoperability.

Key Features

  • 400G+ Ultra Ethernet interconnect architecture
  • Wire-speed packet processing with efficient handling of demanding traffic patterns
  • RDMA communication support
  • Advanced congestion management
  • Scalable architecture for AI and HPC networking
  • Flexible implementation for evolving Ultra Ethernet requirements
Expand Close
Keyfeatures main image

Offering Brief

Offering Brief

Device Family Agilex® 7 FPGA F-Series, Agilex® 7 FPGA I-Series, Agilex® 7 FPGA M-Series
Offering Status Development
Evaluation License Yes
Demo Yes
Latest Quartus Version Supported 26.1.1
Development Language Encrypted VHDL, VHDL

Ultra Ethernet Interconnect IP Core

Integration and Customization Services

Ordering Information

Market Segment and Sub-Segments