partner-offering-banner.png

Video and Vision Processing Suite

Altera

The Altera FPGA Video and Vision Processing Suite is a collection of next-generation Altera intellectual property (IP) functions that you can use to facilitate the development of custom video and image processing designs. These IP functions are suitable for use in a wide variety of image processing and display applications such as studio broadcast, video conferencing, AV networking, medical imaging, industrial inspections and robotics, smart city/retail and consumer.

Key Features

  • The Video and Vision Processing (VVP) Suite features IPs that range from simple building block functions such as clocked video and genlock suite, color space conversion, and mixer to sophisticated processing functions that can implement programmable scaling, arbitrary non-linear distortion correction, 3D look-up table, adaptive tone mapping and many more.
  • 45+ new IP cores
  • AXI4-Stream + Backward Compatible
  • Mix and match video and image processing IPs with your own proprietary IP
  • Consistent performance: Fmax > 600 MHz
  • Optimized for 8K60 and above
  • HDR, Genlock, ISP
  • Premium cores: Warp, 3D LUT, TMO
  • 8-16 bps, 1-8 PIP
  • RGB and YCbCr 444, 422, and 420 color spaces
  • Data precision of 8-16 bits per symbol
  • Video fields with 1-16384 pixels in both height and width
Expand Close
Keyfeatures main image

Offering Brief

Offering Brief

Device Family Agilex® 3 FPGAs and SoC FPGAs C-Series, Agilex® 5 FPGAs and SoC FPGAs D-Series, Agilex® 5 FPGAs and SoC FPGAs E-Series, Agilex® 7 FPGAs and SoC FPGAs F-Series, Agilex® 7 FPGAs and SoC FPGAs I-Series, Agilex® 7 FPGAs and SoC FPGAs M-Series, Arria® 10 GX FPGA, Arria® 10 SX SoC FPGA, Cyclone® 10 GX FPGA, Stratix® 10 GX FPGA, Stratix® 10 SX SoC FPGA, Stratix® 10 TX FPGA
Offering Status Production
Integrated Testbench Yes
Evaluation License Yes
Design Examples Available No
Demo No
Compliance No
Development Language Encrypted Verilog

A suite video and image processing IP cores, in encrypted Verilog

Design examples

Simulation models

IP evaluation mode

Documentation: IP user guide, IP release notes

Ordering Information

Market Segment and Sub-Segments