.webp){kind=small}
The 50G Ethernet FPGA IP core implements the 25G & 50G Ethernet Specification, Draft 1.4 from the 25 Gigabit Ethernet Consortium and the IEEE 802.3by 25Gb Ethernet draft. The IP core includes an option to support unidirectional transport as defined in Clause 66 of the IEEE 802.3-2012 Ethernet Standard. The MAC client side interface for the 50 Gbps Ethernet IP core is a 128-bit Avalon streaming interface (Avalon-ST). It maps to two 25.78125 Gbps transceivers. The IP core provides standard media access control (MAC), physical coding sublayer (PCS), and PMA functions. The PHY comprises the PCS and PMA.
Altera
Key Features
- Soft PCS logic that interfaces seamlessly to Agilex F-Tile FPGA 51.5625 gigabits per second (Gbps) serial transceiver
- TX automatic frame padding to meet the 64-byte minimum Ethernet frame length
- Optional RX strict SFD checking per IEEE specification
- Unidirectional transport as defined in Clause 66 of the IEEE 802.3-2012 Ethernet Standard
- Programmable serial PMA local loopback (TX to RX) at the serial transceiver for self-diagnostic testing; Avalon Memory-Mapped (Avalon-MM) management interface to access the IP core control and status registers
- Avalon streaming (Avalon-ST) data path interface connects to client logic
- Ready latency of 0 clock cycles for Avalon-ST TX interface
- Support for jumbo packets
- RX CRC checking and error reporting
- RX malformed packet checking per IEEE specification
Offering Brief
Offering Brief
| Device Family | Agilex® 7 FPGA F-Series, Agilex® 7 FPGA I-Series, Agilex® 7 FPGA M-Series, Arria® 10 GT FPGA, Stratix® 10 AX FPGA, Stratix® 10 DX FPGA, Stratix® 10 GX FPGA, Stratix® 10 SX FPGA, Stratix® 10 TX FPGA |
|---|---|
| Offering Status | Production |
| Integrated Testbench | Yes |
| Evaluation License | Yes |
| Design Examples Available | Yes |
| Development Language | Encrypted Verilog |
Encrypted Verilog source code
Design Example
Simulation Models
IP Evaluation Mode
Documentation: IP User Guide, Design Example User Guide, IP Release Notes
Ordering Information
IP-50GEUMACPHY
from Digikey
IP-50GEUMACPHY
from Mouser
Market Segment and Sub-Segments
Access
View Sub-Segments
Aerospace
View Sub-Segments
ASIC Proto
View Sub-Segments
Broadcast
View Sub-Segments.svg?h=0&v=8a74a614-b7ba-4604-ad78-f0827c6a3874&itok=rVWXlOCO)
Defense
View Sub-Segments
Industrial
View Sub-Segments
Government
View Sub-Segments
Medical
View Sub-SegmentsMedical
Imaging
Lab/Life Sciences
Non-Imaging Patient Devices
Other Medical
Ultrasound
Video
Data Center OEM (IHV, ISV, SI, VAR)
View Sub-SegmentsData Center OEM (IHV, ISV, SI, VAR)
AI/HPC
CDNs
IaaS/PaaS
Networking
Storage
Transmission
Transportation
View Sub-SegmentsTransportation
Automotive (Passenger Vehicles)
Non-Automotive Transportation
Charging Infrastructure
Transportation Infrastructure (non-charging)
Data Center Cloud (Public, Private, Hybrid)
View Sub-Segments
Wireless
View Sub-SegmentsWireless
Baseband
AI-RAN
NTN/Fixed Wireless
DAS/repeater/RIS
xhaul Hub
RDU
FWA/backhaul
5G/ 6G Radio
Image
