partner-offering-banner.png

3D LUT Altera® FPGA IP

Altera

As a part of the Video and Vision Processing (VVP) Suite Altera® FPGA IP, the 3D look-up table (LUT) Altera® FPGA IP provides an efficient solution for video color space and dynamic range conversions, chroma keying, and the creation of artistic effects.

Key Features

  • Support up to 4 pixels in parallel (PIP) per clock processing.
  • Low subframe latency (21 clock cycles).
  • Support for 17³, 33³ and 65³ LUTs.
  • Support 3 and 4 output channels from the LUT (Alpha /key channel).
  • High-quality tetrahedral interpolation.
  • Independently set input/output pixel depth.
  • Independently set LUT precision.
  • Dynamic update of table values with optional double buffering to enable clean synchronous switching to a new LUT.
  • Includes ‘.cube’ file format conversion utility.
  • Support for 8, 10, 12, and 16-bit per color component.
  • Support resolutions up to 4K at 60 FPS on Cyclone® 10 FPGAs, Arria® 10 FPGAs, Stratix® 10 FPGAs, and Agilex® 5 FPGA E-Series.
  • Support resolutions up to 8K at 60 FPS on Agilex® 7 FPGAs and on Agilex® 5 FPGA D-Series.
Expand Close
Keyfeatures main image

Offering Brief

Offering Brief

Device Family Agilex® 5 FPGA D-Series, Agilex® 5 FPGA E-Series, Agilex® 7 FPGA F-Series, Agilex® 7 FPGA I-Series, Arria® 10 SX FPGA, Cyclone® 10 GX FPGA, Stratix® 10 AX FPGA, Stratix® 10 DX FPGA, Stratix® 10 GX FPGA, Stratix® 10 SX FPGA, Stratix® 10 TX FPGA
Offering Status Production
Integrated Testbench Yes
Evaluation License Yes
Design Examples Available Yes
Demo Yes
Development Language Verilog, VHDL

Encrypted Verilog source code

Design Example

Simulation Models

Documentation: IP User Guide, Design Example User Guide, IP Release Notes

Ordering Information

Market Segment and Sub-Segments