Skip to main content
Home

Search

×
Info Icon

Some of our content has been moved to altera.com and we are working on migrating the remaining content and experiences. Lets us help you find what you’re looking for.

Find what you're looking for through Altera Platform

Community Forums Partner Network Training

Find Resources on Intel's platforms

Software Downloads Design Examples Documentation Product Support PCB Resources Find KDB

Having a hard time finding something? Contact us

  • Products

    Products

    View All Products
    FPGAs, SoCs, CPLDs
    High-Performance
    Agilex 9 Agilex 7 Stratix 10
    Mid-Range
    Agilex 5 Arria 10 Arria V
    Power and Cost-Optimized
    Agilex 3 MAX 10 MAX V Cyclone 10 Cyclone V Cyclone IV
    Development Software & Tools
    AI Development Tools
    FPGA AI Suite
    FPGA Design & Simulation Tools
    Quartus Prime Design Software Power and Thermal Analyzer Questa* – Altera FPGA Edition Advanced Link Analyzer Open FPGA Stack (OFS) Transceiver Toolkit
    Embedded Design Tools & Software
    Nios V Ashling RISCFree IDE Visual Designer Studio Intel Simics Simulator for Altera FPGAs ARM SoC EDS
    IP Development Tools
    DSP Builder Altera FPGA Add-on for oneAPI Base Toolkit P4 Suite for FPGAs
    Development Kits
    High-Performance
    Agilex 9 Agilex 7 Stratix 10
    Mid-Range
    Agilex 5 Arria 10 Arria V
    Power and Cost-Optimized
    Agilex 3 MAX 10 MAX V Cyclone 10 Cyclone V Cyclone IV
    Intellectual Property
    Interfaces
    PCI Express Compute Express Link (CXL) Ethernet Audio / Video Communication High Speed Serial Networking / Security
    Memory Controllers
    DMA Flash SDRAM SRAM
    Digital Signal Processing & AI
    AI Video & Image Processing Floating Point Error Correction Modulation Filters / Transforms
    Soft Embedded Processors
    Nios V
    Transceivers & Basic Functions
    Clocks, PLLs & Resets Transceivers Simulation, Debug & Verification
  • Solutions

    Solutions

    Industries
    Broadcast & Pro AV Consumer Electronics Financial Services
    Industrial Medical Military, Aerospace & Government
    Test & Measurement Transportation Wireless Wireline
    Technolgy
    AI Security Sensor Interfaces
  • Design

    Design

    View All Design
    Download & License Center
    FPGA Development Tools
    Quartus Prime Pro Quartus Prime Standard Quartus Prime Lite Quartus II Subscription Edition Quartus II Web Edition
    Embedded Tools
    Arm* Development Studio for Altera® SoC FPGA Altera® SoC EDS Pro Altera® SoC EDS Standard
    Add-On Development Tools
    DSP Builder Pro DSP Builder Standard SDK for OpenCL™ Pro SDK for OpenCL™ Standard SDK for OpenCL™ Subscription Edition SDK for OpenCL™ Web Edition FPGA AI Suite Self Service License Center Licensing Support Center
    Simulation Tools
    Questa*-Altera® FPGA Edition Pro Questa*-Altera® FPGA Edition Standard ModelSim-Altera® FPGAs Pro ModelSim-Altera® FPGAs Standard Simics® Simulator for Altera® FPGA
    Utilities
    Flexlm License Daemons Software Advanced Link Analyzer Pro Advanced Link Analyzer Standard Jam STAPL Player Jam STAPL Byte-Code Player
    Design Hubs & Training
    Design Hubs
    Agilex 7 Agilex 5 Agilex 3 View all Design Hubs
    Developer Centers
    Stratix 10 Arria 10 Cyclone 10 GX Cyclone 10 LP MAX 10 View all Developer Centers
    Training
    Training Overview My Learning eLearning Catalog Instructor-Led Training Catalog All Altera FPGA Training Learning Plans How to Begin a Simple FPGA Design How To Videos
    Example Designs
    FPGA Developer Site
    Example Designs Zephyr Drivers Linux Drivers See All
    Design Store
    Agilex 7 Agilex 5 MAX 10 See All
    Documentation
    All FPGA Documentation
    By Product Family IP Docs Dev Software Docs Release Notes Application Notes Device Overviews Datasheets Errata/Known Issues User Guides Pin Connection Guidelines Pinouts Package Drawings
    Design Resources
    Quartus Support Center Step-by-Step Dev Guidance Example Designs Docs & Resources by Family PCB Resources Package Drawings Pinouts Quality & Reliablity Find Boards / Dev Kits Find IP Find Partners Find Knowledge Articles
    Partners
    Find Partners Find Offerings About ASAP Join Now Sign In
  • Support

    Support

    Support
    Community Forums Knowledge Articles
    Premier Support Quality & Reliability
  • About

    About

    About
    Company Overview Newsroom
    Careers Blogs
    Events
  • Contact Us

    Contact Us

    • FPGAs, SoCs, CPLDs
      • High-Performance
        • Agilex 9
        • Agilex 7
        • Stratix 10
      • Mid-Range
        • Agilex 5
        • Arria 10
        • Arria V
      • Power and Cost-Optimized
        • Agilex 3
        • MAX 10
        • MAX V
        • Cyclone 10
        • Cyclone V
        • Cyclone IV
    • Development Software & Tools
      • AI Development Tools
        • FPGA AI Suite
      • FPGA Design & Simulation Tools
        • Quartus Prime Design Software
        • Power and Thermal Analyzer
        • Questa* – Altera FPGA Edition
        • Advanced Link Analyzer
        • Open FPGA Stack (OFS)
        • Transceiver Toolkit
      • Embedded Design Tools & Software
        • Nios V
        • Ashling RISCFree IDE
        • Visual Designer Studio
        • Intel Simics Simulator for Altera FPGAs
        • ARM SoC EDS
      • IP Development Tools
        • DSP Builder
        • Altera FPGA Add-on for oneAPI Base Toolkit
        • P4 Suite for FPGAs
    • Development Kits
      • High-Performance
        • Agilex 9
        • Agilex 7
        • Stratix 10
      • Mid-Range
        • Agilex 5
        • Arria 10
        • Arria V
      • Power and Cost-Optimized
        • Agilex 3
        • MAX 10
        • MAX V
        • Cyclone 10
        • Cyclone V
        • Cyclone IV
    • Intellectual Property
      • Interfaces
        • PCI Express
        • Compute Express Link (CXL)
        • Ethernet
        • Audio / Video
        • Communication
        • High Speed
        • Serial
        • Networking / Security
      • Memory Controllers
        • DMA
        • Flash
        • SDRAM
        • SRAM
      • Digital Signal Processing & AI
        • AI
        • Video & Image Processing
        • Floating Point
        • Error Correction
        • Modulation
        • Filters / Transforms
      • Soft Embedded Processors
        • Nios V
      • Transceivers & Basic Functions
        • Clocks, PLLs & Resets
        • Transceivers
        • Simulation, Debug & Verification
    View All Products
    • Industries
        • Broadcast & Pro AV
        • Consumer Electronics
        • Financial Services
        • Industrial
        • Medical
        • Military, Aerospace & Government
        • Test & Measurement
        • Transportation
        • Wireless
        • Wireline
    • Technolgy
        • AI
        • Security
        • Sensor Interfaces
    • Download & License Center
      • FPGA Development Tools
        • Quartus Prime Pro
        • Quartus Prime Standard
        • Quartus Prime Lite
        • Quartus II Subscription Edition
        • Quartus II Web Edition
      • Embedded Tools
        • Arm* Development Studio for Altera® SoC FPGA
        • Altera® SoC EDS Pro
        • Altera® SoC EDS Standard
      • Add-On Development Tools
        • DSP Builder Pro
        • DSP Builder Standard
        • SDK for OpenCL™ Pro
        • SDK for OpenCL™ Standard
        • SDK for OpenCL™ Subscription Edition
        • SDK for OpenCL™ Web Edition
        • FPGA AI Suite
        • Self Service License Center
        • Licensing Support Center
      • Simulation Tools
        • Questa*-Altera® FPGA Edition Pro
        • Questa*-Altera® FPGA Edition Standard
        • ModelSim-Altera® FPGAs Pro
        • ModelSim-Altera® FPGAs Standard
        • Simics® Simulator for Altera® FPGA
      • Utilities
        • Flexlm License Daemons Software
        • Advanced Link Analyzer Pro
        • Advanced Link Analyzer Standard
        • Jam STAPL Player
        • Jam STAPL Byte-Code Player
    • Design Hubs & Training
      • Design Hubs
        • Agilex 7
        • Agilex 5
        • Agilex 3
        • View all Design Hubs
      • Developer Centers
        • Stratix 10
        • Arria 10
        • Cyclone 10 GX
        • Cyclone 10 LP
        • MAX 10
        • View all Developer Centers
      • Training
        • Training Overview
        • My Learning
        • eLearning Catalog
        • Instructor-Led Training Catalog
        • All Altera FPGA Training
        • Learning Plans
        • How to Begin a Simple FPGA Design
        • How To Videos
    • Example Designs
      • FPGA Developer Site
        • Example Designs
        • Zephyr Drivers
        • Linux Drivers
        • See All
      • Design Store
        • Agilex 7
        • Agilex 5
        • MAX 10
        • See All
    • Documentation
      • All FPGA Documentation
        • By Product Family
        • IP Docs
        • Dev Software Docs
        • Release Notes
        • Application Notes
        • Device Overviews
        • Datasheets
        • Errata/Known Issues
        • User Guides
        • Pin Connection Guidelines
        • Pinouts
        • Package Drawings
    • Design Resources
        • Quartus Support Center
        • Step-by-Step Dev Guidance
        • Example Designs
        • Docs & Resources by Family
        • PCB Resources
        • Package Drawings
        • Pinouts
        • Quality & Reliablity
        • Find Boards / Dev Kits
        • Find IP
        • Find Partners
        • Find Knowledge Articles
    • Partners
        • Find Partners
        • Find Offerings
        • About ASAP
        • Join Now
        • Sign In
    View All Design
    • Support
        • Community Forums
        • Knowledge Articles
        • Premier Support
        • Quality & Reliability
    • About
        • Company Overview
        • Newsroom
        • Careers
        • Blogs
        • Events
  • Contact Us

Breadcrumb

...
Download Center Download Drop-down
  • Active Software & Versions
  • Legacy Software & Versions

Download Center

Loading new results

FPGA SDK for OpenCL™ Standard Edition Software Version 19.1

Date- 03/31/2019
Question MarkLicensing Help

This is the last version of the FPGA SDK for OpenCL™ Software for Quartus Standard Edition Design Software. For later versions, please check if your device is supported in the Quartus Pro Edition Design Software, and select the associated version of FPGA SDK for OpenCL™ Software. The selected version does not include the latest functional and security updates.

The FPGA SDK for OpenCL™ Software Standard Edition, Version 19.1 is subject to removal from the web when support for all devices in this release are available in a newer version, or all devices supported by this version are obsolete. If you would like to receive customer notifications by e-mail, please subscribe to our subscribe to our customer notification mailing list.

left arrow
right arrow
Expand All
Collapse All
DocumentDownload and Install Instructions

Windows SDK

FPGA SDK for OpenCL™ (includes Quartus Prime software and devices)

(AOCL-19.1.0.670-windows.tar)

Size: 17.6 GB
Version: 19.1
Link for softwareDownload
OS: Microsoft Windows*
ECCN: EAR99
sha1: da08760be53b1148edc33cb20b33b2bd481133e8

Download and install instructions:
  1. Download the .tar file.
  2. Extract the files into temporary directory.
  3. Run the setup.bat file to install FPGA SDK for OpenCL™ with Quartus Prime Standard Edition
  4. Run the setup_pro.bat file to install FPGA SDK for OpenCL™ with Quartus Prime Pro Edition
FPGA SDK for OpenCL™ Standard Edition Getting Started Guide

Expand All
Collapse All
DocumentDownload and Install Instructions

Linux SDK

FPGA SDK for OpenCL™ (includes Quartus Prime software and devices)

(AOCL-19.1.0.670-linux.tar)

Size: 18.2 GB
Version: 19.1
Link for softwareDownload
OS: Linux*
ECCN: EAR99
sha1: 09e828620555a1d7cf70436958b3f6c10102703c

Download and install instructions:
  1. Download the .tar file.
  2. Extract the files into temporary directory.
  3. Run the setup.sh file to install FPGA SDK for OpenCL™ with Quartus Prime Standard Edition
  4. Run the setup_pro.sh file to install FPGA SDK for OpenCL™ with Quartus Prime Pro Edition
FPGA SDK for OpenCL™ Standard Edition Getting Started Guide

Expand All
Collapse All
DocumentDownload and Install Instructions

RTE

FPGA Runtime Environment for OpenCL™ Linux ARM SoC TGZ

(intel-fpga-opencl-rte-32bit-arm.tgz)

Size: 967.3 KB
Version: 19.1
Link for softwareDownload
OS: Linux*
ECCN: EAR99
sha1: 6db2bde99bf35ee5a0f97826d656f12a5a86e868
FPGA Runtime Environment for OpenCL™ Linux x86-64 RPM

(intel-fpga-opencl-rte-64bit-linux.rpm)

Size: 1.8 MB
Version: 19.1
Link for softwareDownload
OS: Linux*
ECCN: EAR99
sha1: 074f008b3b3663954590511e95c744fcc4ff16fc
FPGA Runtime Environment for OpenCL™ Linux x86-64

(aocl-rte-19.1.0.670-linux.run)

Size: 10.2 MB
Version: 19.1
Link for softwareDownload
OS: Linux*
ECCN: EAR99
sha1: 8e04c52692b9d0426cb0683281e40d4ac09dee33
FPGA Runtime Environment for OpenCL™ Windows x86-64

(aocl-rte-19.1.0.670-windows.exe)

Size: 17.4 MB
Version: 19.1
Link for softwareDownload
OS: Linux*
ECCN: EAR99
sha1: de01999fb472e71f09b958a10b88f0b5dbfd9168

Download and install instructions:
  1. Download one or more FPGA Runtime Environment for OpenCL™ files.
  2. Run the downloaded file(s).
FPGA SDK for OpenCL™ Standard Edition Getting Started Guide

Expand All
Collapse All
DocumentDownload and Install Instructions

Windows BSP

FPGA SDK for OpenCL™ Board Support Package for Cyclone V SoC Windows x86-64 ZIP

(intel-fpga-opencl-bsp-c5soc-64bit-windows.zip)

Size: 8.9 MB
Version: 19.1
Link for softwareDownload
OS: Microsoft Windows*
ECCN: EAR99
sha1: cda49158c34c0e144b0e4bf9dfc6d24377b38c4b

Download and install instructions:
  1. Download the .zip file.
  2. Extract the files into your working directory.
FPGA SDK for OpenCL™ Standard Edition Getting Started Guide

Expand All
Collapse All
DocumentDownload and Install Instructions

Linux BSP

FPGA SDK for OpenCL™ Board Support Package for Cyclone V SoC Linux x86-64 RPM

(intel-fpga-opencl-bsp-c5soc-64bit-linux.rpm)

Size: 8.8 MB
Version: 19.1
Link for softwareDownload
OS: Linux*
ECCN: EAR99
sha1: 3082370bae650a25e1582800d2bf4826ca3756a2
FPGA SDK for OpenCL™ Board Support Package for Cyclone V SoC Linux x86-64 TGZ

(intel-fpga-opencl-bsp-c5soc-64bit-linux.tgz)

Size: 8.8 MB
Version: 19.1
Link for softwareDownload
OS: Linux*
ECCN: EAR99
sha1: 24c1e92c8f255ccf54f25af25792e023b61a811c
FPGA SDK for OpenCL™ Board Support Package for Stratix V GX Linux x86-64 RPM

(intel-fpga-opencl-bsp-s5-ref-64bit-linux.rpm)

Size: 67.3 MB
Version: 19.1
Link for softwareDownload
OS: Linux*
ECCN: EAR99
sha1: 0e9a940b7a07f4c48527f009dae3edfc4a4117c4
FPGA SDK for OpenCL™ Board Support Package for Stratix V GX Linux x86-64 TGZ

(intel-fpga-opencl-bsp-s5-ref-64bit-linux.tgz)

Size: 69.7 MB
Version: 19.1
Link for softwareDownload
OS: Linux*
ECCN: EAR99
sha1: b42ccd9cb7fd695d9896f1f79356807c11f56b42

Download and install instructions:
  1. Download the .rpm or .tgz file.
  2. Extract the files into your working directory.
FPGA SDK for OpenCL™ Standard Edition Getting Started Guide

More Information


Operating System Support

Minimum Disk Space for FPGA Software
  - Quartus Prime Pro Edition Design Software (35 GB)
  - Quartus Prime Standard Edition Design Software (38 GB)
  - Quartus Prime Lite Edition Design Software (14 GB)
  - FPGA Programming Software (1.7 GB)
  - FPGA SDK for OpenCL™ (36 GB)
  - SoC FPGA Embedded Development Suite (6 GB)
  - Advanced Link Analyzer (3 GB)


  - FPGA SDK for OpenCL™ Getting Started Guide
  - FPGA SDK for OpenCL™ Programming Guide
  - FPGA SDK for OpenCL™ Best Practices Guide
  - FPGA SDK for OpenCL™ Release Notes


Have a question or problem that is not answered by the information provided here?
Having trouble downloading the files?

Contact application engineers for assistance through the mySupport website.


OpenCL and the OpenCL logo are trademarks of Apple Inc. used by permission by Khronos.

Product is based on a published Khronos Specification, and passes the Khronos Conformance Testing Process. Current conformance status can be found at www.khronos.org/conformance.

FPGA Software License Subscription Agreements
  - Quartus Prime Design Software (includes FPGA IP) License Agreements
  - FPGA SDK for OpenCL™ License Agreements
  - SoC FPGA Embedded Development Suite License Agreements
  - High Level Synthesis Compiler License Agreements
  - DSP Builder for FPGA License Agreements
  - Advanced Link Analyzer License Agreements
Sign Up with your Email
Stay ahead with the latest Quartus Prime Design Software releases, FPGA design best practices, and trainings that help you develop faster.
By submitting this form, you agree to receive marketing communication from Altera Corporation. Your information will be handled in accordance with the privacy policy and you can unsubscribe at any time.
footerbackground
site-footer-logo
Products
  • FPGA, SoCs, CPLD’s
  • Development Software & Tools
  • Development Kits
  • Intellectual Property
Design
  • Download & License Center
  • Design Hub
  • Documentation
  • Training
  • Design Examples
  • Design Resources
  • Partner Network
Support
  • Community Forum
  • Premier Support
  • Knowledge Articles
  • Quality & Reliability
About
  • Company Overview
  • Newsroom
  • Careers
© Altera Corporation Terms of Use Privacy Policy Cookies Trademarks PSIRT