Skip to main content
My Dashboard

Checking sign-in status…

Contact us

What can I help you with?

Hero Banner image

Agilex® 7 oneAPI FPGA Guided Journey

This interactive journey provides step-by-step guidance to develop an oneAPI DPC++/C++ design for Altera FPGA devices.

Agilex™ 7 Intel® oneAPI FPGA Design Flow - SSI Version
← Select a different journey

oneAPI FPGA IP

Create Your Own BSP

Discover Learn about Intel® oneAPI Learn about Intel® oneAPI for FPGAs Install and Evaluate Prepare your Development Environment Run a Code Sample Create your own FPGA Design Optimize your Design Optimize your Device Code Optimize your Kernel Interfaces Optimize your Host Code Study Optimized Reference Designs Integrate your Design Integrate your SYCL HLS IP Core into a System
Discover Learn about OFS Learn about oneAPI ASP Install and Evaluate Select a Reference Platform Design Configure your Server Develop Create a Shell for your Board Create oneAPI ASP for your Board Debug your Shell and Hardware Abstraction
Related Links
  • Agilex 7 FPGA Board Design Guided Journey
  • Agilex 7 System Architecture Guided Journey
  • Agilex 7 Software Development Guided Journey
  • Agilex 7 FPGA Application Design Guided Journey
  • Agilex 7 FPGA Interface Protocol Design Journey
  • Agilex 7 FPGA AI Design Guided Journey
  • Agilex FPGA Portfolio
  • FPGA Design Resources
  • Altera Premier Support (to request access to secure assets)
Altera

Developers
  • Download Center
  • Self Service Licensing Center
  • Documentation
  • Training
  • Design Hubs
  • Example Designs

Support
  • Community Forum
  • Knowledge Articles
  • Quality & Reliability
  • Supplier Portal
  • University Program

About
  • About Us
  • Why Altera
  • Leadership
  • ESG
  • Partners
  • Careers
  • © Altera Corporation
  • Terms of Use
  • Privacy Policy
  • Trademarks
  • Cookies
  • PSIRT