.webp){kind=small}
Stratix® 10 AX
Direct-RF SoC FPGAs with integrated wideband data converters for high-performance analog and RF signal processing.
Explore the Stratix® 10 AX SoC FPGA
Stratix® 10 AX SoC FPGAs integrate industry-leading wideband data converters with sample rates up to 64 GSPS using Intel 14 nm process technology, offering transceiver rates up to 28 Gbps, and providing high channel density packages to address difficult size constraints.
Key Features
| High-Performance Data Converters (ADCs/DACs) | Offers Direct RF sampling rates of up to 64 Gsps and eliminates the need for traditional analog RF front-end components. |
| Heterogeneous Chiplet-based Design | Utilizes Embedded Multi-Die Interconnect Bridge (EMIB) and Advanced Interconnect Bus (AIB) tile interconnect technology to integrate high-performance ADCs and DACs with Altera’s Agilex® 7 and Stratix 10 FPGA die in a single package. |
| Advanced Programmable Logic and I/O Capabilities |
|
Benefits
High RF Performance with Wideband Frequency Agility
Enables Direct RF signal processing that simplifies system architecture and reduces latency. Multi-channel converters with an RF bandwidth of 36 GHz and an instantaneous RF bandwidth of 32 GHz provide the ability to retune receivers and transmitters quickly while providing simultaneous wideband and narrowband tracking.
Optimized for Lower System Footprint and Power Consumption
It utilizes Embedded Multi-Die Interconnect Bridge (EMIB) technology to support efficient integration of diverse system components, enhancing design flexibility and scalability.
Lower Total Cost of Ownership and Risk
Significantly reduces the system-level cost by eliminating a substantial amount of external analog circuitry and associated components. Along with the benefits of chiplet-based architecture, the RF toolchain integrated into Quartus® Prime Software enables system level debug, which lowers schedule risk and accelerates time to market.
Start Design
Everything you need to begin a Stratix 10 AX SoC FPGA design.
Solutions
Stratix 10 AX SoC FPGAs for Aerospace and Defense
Stratix 10 AX SoC FPGAs for Wireless
Stratix 10 AX SoC FPGAs for Industrial
Resources
Start developing with Stratix 10 AX SoC FPGAs with these resources.
Training & Learning
Common Questions
Compare converter configuration, FPGA resources, software support and validated platform requirements for the exact devices. Avoid selecting by sampling rate alone.
Integrated converters reduce some external interfaces. Compare RF performance, clocking, channel flexibility and system-level power against the discrete design.
Use current AX-specific documentation for the chosen part. Resolve conflicts between marketing copy and technical tables before interface design.
Check clock quality, input filtering, power integrity and converter setup. Use controlled signal tests to separate analog and digital sources.
Include calibration when channel mismatch affects required beamforming or measurement accuracy. Define frequency, temperature and repeatability requirements.